QN9080-001-M17
Ultra Low-Power Bluetooth Smart 5.0 SIP
Rev. 1.0 — 5 December 2018
Objective data sheet
1. General description
The QN9080-001-M17 is a fully certified device supporting BLE and NFC. It has ultra-low
power consumption, highly integrated with rich feature sets, fully FCC/CE/IC/MIC certified.
The QN9080-001-M17 supports Bluetooth 5, and it is intended for ultra-small, portable
connected wireless applications.
This ultra-small device is based on QN9080 die and NT3H2211 die. QN9080 is powered
by an Arm
Cortex
-M4F, and has a dedicated fusion sensor co-processor (FSP) to
further reduce power consumption by off-loading complex math computations to the
hardware. 512 KB of on-board flash and 128 KB SRAM provide enough room and
flexibility for complex applications. NT3H2211 is NFC Forum Type 2 Tag compliant IC with
I2C interface, which supplies the fastest, least expensive way to add tap-and-go
connectivity to just about any electronic applications.
The QN9080-001-M17 also integrates 32 MHz and 32.768 kHz crystals, a 2.4 GHz
optimized antenna, and necessary components for QN9080 system to run. It offers a
complete solution for applications requiring BLE wireless connectivity and fast pairing with
NTAG as an option. Its low external component count reduces overall system size,
complexity and shortens development time.
2. Features and benefits
Key features:
Bluetooth 5.0 certified
Integrated antenna
Integrated 32 MHz and 32.768 kHz crystals
32-bit Arm Cortex-M4F core at 32 MHz
512 KB flash
128 KB RAM
TX power: up to +2 dBm
RX sensitivity: -92.7 dBm in 1 Mbps mode and -89 dBm in 2 Mbps mode
True single-chip Bluetooth Low Energy (v5.0) SoC solution:
Integrated Bluetooth LE radio, protocol stack and application profiles
Support central and peripherals roles
Support master/slave concurrency
Support 16 simultaneous links
Support secure connections
Support data packet length extension
48-bit unique BD address
-92.7 dBm in 1 Mbps mode and -89 dBm in 2 Mbps mode
NXP Semiconductors
Ultra Low-Power Bluetooth Smart
QN9080-001-M17
TX output power from -20 dBm to +2 dBm
Very low power consumption:
Single 1.67 V ~3.6 V power supply
1
A
power-down mode, to wake up by GPIO
2
A
power-down mode, to wake up by 32 kHz sleep timer, RTC and GPIO
4 mA RX current at 3 V supply in 1 Mbps
Ultra Low power Bluetooth Low Energy 5.0 module
3.5 mA TX current at 0 dBm TX power at 3 V supply in 1 Mbps mode
Interface:
32 General-Purpose Input/Output (GPIO) pins, with configurable pull-up/pull-down
resistors
8 external ADC inputs (shared with GPIO pins)
2 Analog Comparator input pins (share with GPIO pins)
Single power supply 1.67 V to 3.6 V
Operating temperature range -40 °C to +85 °C
6 x9.7x1.17 mm LFLGA package
2.1 Feature of QN9080
True single-chip Bluetooth Low Energy (v5.0) SoC solution
Integrated Bluetooth LE radio, protocol stack and application profiles
Supports central and peripherals roles
Supports master/slave concurrency
Supports 16 simultaneous links
Supports secure connections
Supports data packet length extension
Wifi/Bluetooth LE coexistence interface
48-bit unique bluetooth device address
RF
Fast and reliable RSSI in 1 dB step
TX output power from
20
dBm to 2 dBm
Single-ended RF port with integrated balun
Generic FSK modulation with programmed data rate from 250 Kbps to 2 Mbps
Compatible with worldwide radio frequency regulations
Very low power consumption
Single 1.67 V to 3.6 V power supply
Integrated DC-to-DC buck converter and LDO
1.0
A
power-down 1 mode, to wake up by GPIO
2.5
A
power-down 0 mode, to wake up by 32 kHz sleep timer, RTC and GPIO
3.5 mA RX current with DC-to-DC convertor enabled at 3 V supply in 1Mbps mode
4 mA TX current at 0 dBm TX power with DC-to-DC converter enabled at 3 V
supply in 1 Mbps mode
Arm Cortex-M4 core (version r0p1)
Arm Cortex-M4 processor, running at a frequency of up to 32 MHz
Floating Point Unit (FPU) and Memory Protection Unit (MPU)
QN9080-001-M17
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors B.V. 2018. All rights reserved.
Objective data sheet
Rev. 1.0 — 5 December 2018
2 of 39
NXP Semiconductors
Ultra Low-Power Bluetooth Smart
QN9080-001-M17
Arm Cortex-M4 built-in Nested Vectored Interrupt Controller (NVIC)
Serial Wire Debug (SWD) with six instruction breakpoints, two literal comparators,
and four watch points, including serial wire output for enhanced debug capabilities
System tick timer
On-chip memory
512 KB on-chip flash program memory and 2 KB page erase and write
128 KB SRAM
256 KB ROM
ROM API support
Flash In-System Programming (ISP)
Serial interfaces
Four Flexcomm serial peripherals
USART protocol supported by Flexcomm0, USART and I
2
C by Flexcomm1, SPI
and I2C by Flexcomm2, and SPI by Flexcomm3
Each Flexcomm includes a FIFO
I
2
C-bus interfaces support fast mode and with multiple address recognition and
monitor mode
USB 2.0 (full speed) device interface
Two quadrature decoders
SPI Flash Interface (SPIFI) uses a SPI bus superset with four data lines to access
off-chip quad SPI flash memory at a much higher rate than is possible using
standard SPI or SSP interfaces
Supports SPI memories with 1 or 4 data lines
Digital peripherals
DMA controller with 20 channels, able to access memories and DMA capable
peripherals
Up to 35 General Purpose Input Output (GPIO) pins, with configurable pull-up or
pull-down resistors
GPIO registers are located on the AHB for fast access
32 GPIOs can be selected as Pin INTerrupts (PINT), triggered by rising, or falling
input edges
AES-128 security coprocessor
Random Number Generator (RNG)
CRC engine
Fusion Signal Processor (FSP) for data fusion and machine learning algorithms
resulting in low power consumption compared to software processing
QN9080-001-M17
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors B.V. 2018. All rights reserved.
Objective data sheet
Rev. 1.0 — 5 December 2018
3 of 39
NXP Semiconductors
Ultra Low-Power Bluetooth Smart
QN9080-001-M17
Analog peripherals
16-bit ADC with 8 external input channels, with sample rates of up to 32k sample
per second, and with multiple internal and external trigger inputs
Integrated temperature sensor, connected to one internal dedicated ADC channel
Integrated battery monitor connected to one internal dedicated ADC channel
General-purpose 8-bit 1M sample per second DAC
Integrated capacitive sense up to 8 channels, able to wake up the MCU from low
power states.
Two ultra low-power analog comparators, able to wake up the MCU from low power
states.
Timers
Four 32-bit general-purpose timers or counters, support capture inputs and
compare outputs, PWM mode, and external count input
Sleep timer, which can work in power-down mode and wake up MCU
32-bit Real Time Clock (RTC) with 1 second resolution running in the always-on
power domain; can be used for wake-up from all low power modes including
power-down
Watchdog Timer.
SC Timer or PWM.
Clock generation
32 MHz internal RC oscillator, which can be used as a system clock
16 MHz or 32 MHz crystal oscillator, which can be used as a system and RF
reference
32 kHz on-chip RC oscillator
32.768 kHz crystal oscillator
Power control
Programmable Power Management Unit (PMU) to minimize power consumption
Reduced power modes: sleep, and power-down
Power-On Reset (POR)
Brown-Out Detection (BOD) with separate thresholds for interrupt and forced reset
Single power supply 1.67 V to 3.6 V
Operating temperature range
40
°C to +85 °C
See
QN908x data sheet
for more details.
2.2 Features of NTAG
Interoperability
ISO/IEC 14443 Part 2 and 3 compliant
NTAG I2C plus development board is certified as NFC Forum Type 2 Tag
(Certification ID: 58514)
Unique 7-byte UID
GET_VERSION command for easy identification of chip type and supported
features
Input capacitance of 50 pF
Host interface
I
2
C slave
QN9080-001-M17
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors B.V. 2018. All rights reserved.
Objective data sheet
Rev. 1.0 — 5 December 2018
4 of 39
NXP Semiconductors
Ultra Low-Power Bluetooth Smart
QN9080-001-M17
Configurable event detection pin to signal NFC or pass-through data events
Memory
1912 bytes of EEPROM-based user memory
64 bytes SRAM buffer for transfer of data between NFC and I
2
C interfaces with
memory mirror or pass-through mode
Clear arbitration between NFC and I
2
C memory access
Data transfer
Pass-through mode with 64-byte SRAM buffer
FAST_WRITE and FAST_READ NFC commands for higher data throughput
Security and memory-access management
Full, read-only, or no memory access from NFC interface, based on 32-bit
password
Full, read-only, or no memory access from I
2
C interface
NFC silence feature to disable the NFC interface
Originality signature based on Elliptic Curve Cryptography (ECC) for simple,
genuine authentication
Power Management
Configurable field-detection output signal for data-transfer synchronization and
device wake-up
Energy harvesting from NFC field, so as to power external devices (e.g. connected
microcontroller)
See
NT3H2111_2211 Product Data Sheet
for more details.
2.3 Features of integrated 2.4 GHz antenna
Monolithic SMD with small, low-profile and light-weight type.
Wide bandwidth
RoHS compliant
Note: When NFC function is required, the NFC tag antenna need to be connected
externally.
3. Applications
Health and medical devices
Sports and fitness trackers
Building and home automation
Retail and advertising beacons
4. Ordering information
Table 1.
Ordering information
Package
Name
QN9080-001-M17
LFLGA54
Description
Version
SIP module in LGA package; body 6
9.7
1.17 mm SOT1910 AA1
Type number
QN9080-001-M17
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors B.V. 2018. All rights reserved.
Objective data sheet
Rev. 1.0 — 5 December 2018
5 of 39
Embedded System
京公网安备 11010802033920号
EEWORLD
