EEWORLDEEWORLDEEWORLD

Part Number

Search

SS204E18K20/18K20FB

Description
Array/Network Resistor, Divider, Metal Foil, 0.5W, 18200ohm, 1% +/-Tol, -5,5ppm/Cel, 6509,
CategoryPassive components    The resistor   
File Size469KB,2 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

SS204E18K20/18K20FB Overview

Array/Network Resistor, Divider, Metal Foil, 0.5W, 18200ohm, 1% +/-Tol, -5,5ppm/Cel, 6509,

SS204E18K20/18K20FB Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid857359903
Reach Compliance Codecompliant
Country Of OriginIsrael
ECCN codeEAR99
YTEOL10
structureConformal Coated
Lead length5 mm
Network TypeDivider
Number of terminals6
Maximum operating temperature125 °C
Minimum operating temperature-25 °C
Package height7.6 mm
Package length16.5 mm
Package formPCB Mount
Package width2.2 mm
Rated power dissipation(P)0.5 W
resistance18200 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesSS
size code6509
technologyMETAL FOIL
Temperature Coefficient5 ppm/°C
Tolerance1%
Precision Resistor Network
(Conformally Coated)
Composition of Type Number
SE
SS
SE 004A 1K000 8K000 B A
SF
Configuration
SE, SF
L
T
SS
L
T
Type
L
W
SE
29.0±0.5
12.0±0.5
W
W
T
t
a
t
b
c
F
c
a
b
t
b
a
F
F
TCR, Resistance Range, Tolerance, Rated Power
Resistance
Range
Element ( )
30 to 120k
0±5
30 to 120k
30 to 20k
Maximum
Resistance Value
Package ( )
600k
240k
100k
Resistance
Tolerance (%)**
Absolute
±0.05 (A)
±0.1 (B)
±0.5 (D)
±1 (F)
Matching
±0.01 (T)
±0.02 (Q)
±0.05 (A)
±0.1 (B)
±0.5 (D)
±1 (F)
Rated
Power/Package (W)
at 70°C
1
0.5
0.5
Power Derating Curve
SE
SF
SS
*TCR tracking is dependent on resistance ratio. See table 1 on page 32.
**Symbols parenthesized are for type number composition.
Performance
Parameters
Maximum Rated Operating Temperature
Working Temperature Range
Temperature Cycling
Low Temperature Storage
Overload
Terminal Strength
Dielectric Withstanding Voltage
Insulation Resistance
Resistance to Soldering Heat
Moisture Resistance
Shock
Vibration
Life (Rated Load)
Life (Moisture Load)
High Temperature Exposure
Storage Life
Test Condition
ALPHA Specification
R
Ratio
ALPHA Typical Test Data
R
Ratio
-25°C/30 min., Room Temperature/5 min., +125°C/30 min., 5 cycles
-25°C, No Load, 2 hrs.
Rated Voltage x 2.5, 5 sec.
0.51kg (1.123 pounds),10 sec.
Atmospheric: AC 300V, 1 min.
DC 100V, 1 min.
350°C, 3 sec.
+65°C to -10°C, 90% RH to 98% RH, Rated Voltage, 10 cycles (240 hrs.)
50G, 11ms., Half-Sine Wave, X, Y, Z, each 3 shocks
20G, 10Hz to 55Hz to 10Hz, 1 min., X, Y, Z, each 2 hrs.
70°C, Rated Power, 1.5 hrs. – ON, 0.5 hr. – OFF, 1,000 hrs.
40°C, 90% RH to 95% RH, Rated Power, 1.5 hrs. – ON, 0.5 hr. – OFF, 1,000 hrs.
125°C, No Load, 1,000 hrs.
15°C to 35°C, 15% RH to 75% RH, No Load, 10,000 hrs.
±0.05%
±0.05%
±0.05%
±0.05%
±0.03%
over 10,000M
±0.01%
±0.03%
±0.05%
±0.1%
±0.01%
±0.03%
±0.01%
±0.03%
±0.1%
±0.1%
±0.1%
±0.05%
±0.05%
±0.05%
±0.05%
±0.03%
34
erutarepmeT tneibmA
)C¡( 041 021 001 08 06 04 02
521
07
001
)%(
Type
TCR (ppm/°C)*
-25°C to +125°C
)gnihctaM( ecnareloT ecnatsiseR 6
)etulosbA( ecnareloT ecnatsiseR 5
)nR( eulaV ecnatsiseR 4
SF
14.0±0.5
10.0±0.5
5±1
0.25±0.05
1.0±0.05
0.5±0.5
Muitiples of 2.54
SS
7.5±0.5 to
16.5±0.5
7.6±0.5
2.2±0.5
0.3±0.05
0.65±0.05
0.4±0.05
Dimensions in mm
2.7±0.5
70°C
-25°C to +125°C
±0.01%
±0.01%
±0.01%
±0.005%
±0.01%
±0.0025%
±0.01%
±0.005%
±0.005%
±0.01%
over 10,000M
±0.0025%
±0.005%
±0.005%
±0.03%
±0.0025%
±0.005%
±0.0025%
±0.005%
±0.01%
±0.01%
±0.01%
±0.005%
±0.005%
±0.005%
±0.005%
±0.0025%
6
±0.005%
±0.0025%
±0.001%
±0.0025%
±0.0025%
5
4
08
06
04
02
egatnecreP rewoP detaR
3
)1R( eulaV ecnatsiseR 3
lobmyS tiucriC 2
epyT 1
nR ot 1R rof seulav lla yficepS
2
:elpmaxE
1
fpga+ dac902u problem
I'm working on an FPGA DDS function signal generator recently. I'm using a 12-bit DAC902U, but can't get it to work. Can anyone give me some advice? The schematic is attached. [img=55,49]file:///C:/Us...
绿草高原 FPGA/CPLD
How many timers does MPS430G2553 have?
I see in the documentation that 2553 has two timers, but why is there only the register definition of TIMER_A in the header file of the 430ware routine? Also, the official documentation says there are...
jishuaihu Microcontroller MCU
Has anyone used the Red Hurricane II FPGA development board? Help~
[size=5][color=red]The chip on the CY1C12 development board I have is the FPGA EP1C12Q240C8. Today I used a small program to try to light up the four seven-segment digital tubes. It uses dynamic displ...
zqzq501311 FPGA/CPLD
Windows CE6.0 USB keyboard and mouse
Hello everyone, when I am customizing the system, I want to add support for USB keyboard and mouse. May I ask which components, Reg files and BIB files I need to add?...
dragonkjl Embedded System
A few tips on XILINX FPGA design
Tips on XILINX FPGA design 1. Use a global clock buffer BUFG for the clock signal 2. Try to use only one clock edge to register data 3. Do not generate clocks internally except for the clocks generate...
cobble1 FPGA/CPLD
EE_FPGA V1.0 Debugging Progress (Updated on 2010.10.17)
front:Reverse:Current progress: 1. Minimum system operation 2. LED work 3. Key work 4. The USB to serial port driver is normal and the serial port works normallyThe pictures will be posted later, plea...
chenzhufly FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2098  2175  680  2387  96  43  44  14  49  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号