EEWORLDEEWORLDEEWORLD

Part Number

Search

093-1.000-AM0

Description
HCMOS/TTL Output Clock Oscillator, 1MHz Nom, ROHS COMPLIANT, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size382KB,2 Pages
ManufacturerFOX [Fox Electronics]
Environmental Compliance
Download Datasheet Parametric View All

093-1.000-AM0 Overview

HCMOS/TTL Output Clock Oscillator, 1MHz Nom, ROHS COMPLIANT, SMD, 4 PIN

093-1.000-AM0 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerFOX [Fox Electronics]
package instructionROHS COMPLIANT, SMD, 4 PIN
Reach Compliance Codecompliant
ECCN codeEAR99
Is SamacsysN
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time7 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency1 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeHCMOS/TTL
Output load10 TTL, 50 pF
physical size7.5mm x 5.2mm x 1.5mm
longest rise time7 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au)
Base Number Matches1
5.0V, HCMoS, SMD oscillator
Page 1 of 2
Model: F3345 SERIES
RoHS Compliant / Pb Free
http://www.foxonline.com/need_a_sample.htm
Rev. 1/29/2014
FEATURES
5.0V Operation
HCMOS/TTL Output
Tri-State Enable/Disable
Tape and Reel
(2,000 pcs. STD)
oPTIonS
• Standby Function (F4101)
• PART nUMbER SELECTIon
Part Number
092-Frequency-xxxxx
093-Frequency-xxxxx
090-Frequency-xxxxx
091-Frequency-xxxxx
094-Frequency-xxxxx
095-Frequency-xxxxx
096-Frequency-xxxxx
Operating
Model Frequency
Number Stability
1
Temperature (ºC)
F3345
±100PPM
-10 ~ +70
F3345R
±100PPM
-40 ~ +85
F3340
±50PPM
-10 ~ +70
F3340R
±50PPM
-40 ~ +85
F3346
±25PPM
-10 ~ +70
F3346R
±25PPM*
-40 ~ +85
F3348
±20PPM*
-10 ~ +70
Frequency
Range (MHz)
1.000 ~ 80.000
1.000 ~ 80.000
1.000 ~ 80.000
1.000 ~ 80.000
1.000 ~ 80.000
1.000 ~ 80.000
1.000 ~ 80.000
7.5 Max
Top
View
#4
#1
#3
5.2 Max
#2
Dot denotes
pin 1
1.5 Max
1.4±0.2
Bottom
View
• ELECTRICAL CHARACTERISTICS
PARAMETERS
Frequency Range (F
o
)
Storage Temperature Range (T
stg
)
Supply Voltage
(V
dd
)
Input Current
(I
dd
)
1.000 ~ 25.000 MHz
25.000+ ~ 50.000 MHz
50.000+ ~ 67.000 MHz
67.000+ ~ 80.000 MHz
Output Symmetry (50% V
dd
)
Rise Time (10% ~ 90% V
dd
) (T
r
)
Fall Time (90% ~ 10% V
dd
) (T
f
)
Output Voltage
(V
ol
)
(V
oh
)
Output Current
(I
ol
)
(I
oh
)
Output Load
TTL
HCMOS
Start-up Time
(T
s
)
Enable/Disable Time
2
Maximum Soldering Temp / Time
Moisture Sensitivity Level (MSL)
Termination Finish
1
MAX
(unless otherwise noted)
1.000 ~ 80.000 MHz
-55ºC ~ +125ºC
5.0V ± 10%
25mA
40mA
60mA
73mA
45% ~ 55%
7nS
7nS
10% V
dd
90% V
dd
Min
16mA Min
-16mA Min
10TTL
50pF
10mS
100nS
260ºC / 10 Seconds
1
Au
#1
#4
#2
#3
5.08±0.1
2.6±0.2
Recommended
Solder Pad Layout
1.8±0.1
2.0±0.1
4.2±0.1
5.08±0.1
Pin Connections
#1 E/D #3 output
#2 GnD #4 V
DD
All dimensions are in millimeters
Inclusive of 25ºC tolerance, operating temperature range, input voltage change, load change, aging,
shock, and vibration. *Excludes Shock/Vibration
2
An internal pullup resistor from pin 1 to pin 4 allows active output if pin 1 is left open.
Note: A 0.01µF bypass capacitor should be placed between VDD (Pin 4) and GND (Pin 2) to
minimize power supply line noise.
Drawing is for reference to critical specifications defined by size measurements.
Certain non-critical visual attributes, such as side castellations, reference pin shape, etc. may
vary. All specifications subject to change without notice.
• EnAbLE / DISAbLE FUnCTIon
OUTPUT (Pin 3)
INH (Pin 1)
ACTIVE
OPEN
2
ACTIVE
'1' Level V
ih
70% V
dd
High Z
'0' Level V
il
30% V
dd
USA +1.239.693.0099
FOXonline.com
FAX +1.239.693.1554
Fox Electronics
5570 Enterprise Parkway
Fort Myers, Florida 33905
An Integrated Device Technology, Inc. company
99
【FPGA Technology】SET and RESET Signal Processing
When designing, you should try to ensure that there is a global reset signal, or ensure that the trigger and counter have been correctly cleared before use and the state machine is in a known state. T...
eeleader FPGA/CPLD
How to shape a 1ns wide narrow pulse into a rectangular wave
Dear experts, I need to shape a narrow pulse of 1ns width into a rectangular wave to facilitate pulse counting later. The general trigger cannot meet this performance. Please give me some advice~~~~...
leizikobe Analog electronics
Show off the Xiaomi speaker I received today
[i=s]This post was last edited by bobde163 on 2015-12-12 13:45[/i] I received a call from the courier early this morning. I was wondering how it could be a courier since I haven’t bought anything onli...
bobde163 Talking
[Open Source Post] Qingfeng takes you to explore the stm32f3 series of tutorials and source code!
Outpost: Building a Complete ProjectSection 1: Lighting up the LED Before talking about the first example, I want to explain several key learning issues to many friends who are new to ARM. Old enginee...
vvv9876 stm32/stm8
Development of touch screen driver for PS2 interface under Windows CE6.0
I would like to ask all the experts, how should I do touch screen development under Windows CE6.0? I hope you can give me some advice....
jscaptain Embedded System
Problems in mapping FPGA HDL code to unit circuits
After writing the HDL code, it needs to be mapped to some basic sequential or combinational circuits in FPGA implementation. Are there any internal rules when mapping?...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 644  802  2508  1676  347  13  17  51  34  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号