EEWORLDEEWORLDEEWORLD

Part Number

Search

TRU050-GALHA19.440-9.720

Description
Phase Locked Loop, CDSO16, HERMETIC SEALED, GULL WING, CERAMIC, SMT, DIP-16
CategoryAnalog mixed-signal IC    The signal circuit   
File Size627KB,17 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance
Download Datasheet Parametric View All

TRU050-GALHA19.440-9.720 Overview

Phase Locked Loop, CDSO16, HERMETIC SEALED, GULL WING, CERAMIC, SMT, DIP-16

TRU050-GALHA19.440-9.720 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeSOIC
package instructionSOP,
Contacts16
Reach Compliance Codecompli
Analog Integrated Circuits - Other TypesPHASE LOCKED LOOP
JESD-30 codeR-CDSO-G16
JESD-609 codee4
length20.32 mm
Humidity sensitivity level1
Number of functions1
Number of terminals16
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height5.58 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
Terminal surfaceGOLD OVER NICKEL
Terminal formGULL WING
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.87 mm
Base Number Matches1
What Does It Do?
Vectron International's TRU-050 module is a user-configured, phase-locked loop (PLL) solution designed to simplify a wide variety of clock recovery and data retiming,
frequency translation and clock smoothing applications. The device features a phase-lock loop ASIC with a quartz stabilized VCXO for superior stability and jitter performance.
This highly integrated module provides unsurpassed performance, reliability and quality. The proprietary ASIC device includes a refined Phase Detector, a Loop Filter Op-Amp,
a Loss of Signal Alarm with Clock Return to Nominal feature, a VCXO circuit, and an optional 2n divided output.
The ASIC and quartz resonator are housed in a hermetic 16-pin DIL ceramic package with optional thru-hole or surface mount leads. The VCXO frequency (OUT1) and
division factor (OUT2) are factory set in accordance with customer specifications. PLL response is optimized for each application by the selection of three external passive
components. Software is available from Vectron to aid in loop filter component selection and loop response modeling.
F e a t u re s :
PLL with quartz stabilized VCXO
Output jitter less than 20 ps
Loss of signal (LOS) alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Surface mount option
Tri-state output
User defined PLL loop response
NRZ data compatible
Robust hermetic ceramic package
Benefits:
Flexible modular solution
Reduce design time
Increase circuit reliability
Less board space
Reduces component count
What is the main
benefit of the
TRU-050?
It’s a single drop-in
Quartz Stabilized
PLL solution.
W h a t’s Inside?
What Does It Do?
Pages 3-5
Pages 6-11
How Is It Used?
Pages 15-18
Single or +5.0 V supply (+3.3V option available)
How Is It Built?
H o w I s It Packaged?
How Is It Ord e re d ?
Page 19
How Does It Perf o rm ?
Pages 12-14
Vectron International 166 Glover Avenue, Norwalk, CT 06856-5160 Tel: 1-88-VECTRON-1 e-mail: vectron@vectron.com
1 of 17
【Talk about DSP】+TI DSP knowledge and development experience
My work mainly involves the development of TI's DSP application systems, and the most commonly used products are TI's C2000 series. This series of products includes the traditional TMS320F2812, as wel...
莫恩 DSP and ARM Processors
MSP-EXP430FR5739 development board PCB and schematic diagram
I just downloaded it from a post, and it's completely blank when I opened it. Can anyone who has used it give me a board and a picture? Thanks!...
liukl2010 Microcontroller MCU
Qt Learning Road 17 Standard Dialog Box File Dialog Box
[p=22, null, left][color=#555555][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][color=#333333][backcolor=rgb(247, 247, 247)][font=Tahoma, Arial, Helvetica, sans-serif]In the previous chapter,...
兰博 Embedded System
FPGA design solutions for various EDA tools
FPGA design solutions for various EDA tools...
zxopenljx FPGA/CPLD
A change in the size of the PCB file drawn by AD10. If you compress it and see that the file is too large and want to reduce it, you can take a look at it
Are you still worried about the large size of the ad design file? This operation can change the file size. Try it, then save it and you will know the result....
jlcm PCB Design
How to design a DC/DC boost circuit? Give some suggestions
I'm a novice who just started this. I need a 24v input 100 output DC boost circuit. I don't know which chip to choose that is economical and simple. Please recommend one. Thanks....
aside Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2770  2781  2147  1478  776  56  44  30  16  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号