EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C174-25JC

Description
HIGH SPEED 8K x 8 CACHE TAG STATIC RAM
Categorystorage    storage   
File Size279KB,12 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet Parametric View All

P4C174-25JC Overview

HIGH SPEED 8K x 8 CACHE TAG STATIC RAM

P4C174-25JC Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerPyramid Semiconductor Corporation
Parts packaging codeSOJ
package instructionSOJ, SOJ28,.34
Contacts28
Reach Compliance Codecompli
ECCN codeEAR99
Is SamacsysN
Maximum access time25 ns
JESD-30 codeR-PDSO-J28
JESD-609 codee0
length18.161 mm
memory density65536 bi
Memory IC TypeCACHE TAG SRAM
memory width8
Number of functions1
Number of terminals28
word count8192 words
character code8000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize8KX8
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Encapsulate equivalent codeSOJ28,.34
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Maximum seat height3.7592 mm
Maximum standby current0.005 A
Maximum slew rate0.15 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.5184 mm
Base Number Matches1
P4C174
HIGH SPEED 8K x 8
CACHE TAG STATIC RAM
FEATURES
High Speed Address-To-Match - 8 ns Maximum
Access Time
High-Speed Read-Access Time
– 8/10/12/15/20/25 ns (Commercial)
– 15/20/25 ns (Military)
Open Drain MATCH Output
Reset Function
8-Bit Tag Comparison Logic
Automatic Powerdown During Long Cycles
Data Retention at 2V for Battery Backup
Operation
Advanced CMOS Technology
Low Power Operation
Package Styles Available
— 28 Pin 300 mil DIP
— 28 Pin 300 mil Plastic SOJ
Single Power Supply
— 5V±10%
DESCRIPTION
The P4C174 is a 65,536 bit high speed cache tag static
RAM organized as 8K x 8. The CMOS memory has equal
access and cycle times. Inputs are fully TTL-compatible.
The cache tag RAMs operate from a single 5V±10%
power supply. An 8-bit data comparator with a MATCH
output is included for use as an address tag comparator
in high speed cache applications. The reset function
provides the capability to reset all memory locations to a
LOW level.
The MATCH output of the P4C174 reflects the compari-
son result between the 8-bit data on the I/O pins and
the addressed memory location. 8K Cache lines can be
mapped into 1M-Byte address spaces by comparing 20
address bits organized as 13-line address bits and 7-
page address bits.
Low power operation of the P4C174 is enhanced by
automatic powerdown when the memory is deselected or
during long cycle times. Also, data retention is main-
tained down to V
CC
= 2.0. Typical battery backup appli-
cations consume only 30
µ
W at V
CC
=
3.0V.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATION
DIP (C5, P5), SOJ (J5)
Document #
SRAM118
REV C
1
Revised August 2006
TI Wolverine LaunchPad series of courses are coming, welcome to learn!
[font=微软雅黑]TI Wolverine (WOLVERIN[/font]E), which reduces power consumption by 50%, is coming with its LaunchPad. :loveliness: Want to see the true face of Wolverine? Want to quickly get started with ...
EEWORLD社区 Microcontroller MCU
Is it possible to learn to fly a quadcopter in just a few days?
[i=s] This post was last edited by paulhyde on 2014-9-15 03:38 [/i] As the title says, is it possible to learn this stuff in such a short time? What's more annoying is that I have to learn chips again...
zhangeshao Electronics Design Contest
TI Engineer's Annual Review: Selected Q&A on Amplifiers, Interface/Clocking, and More
Interface/clock related: In our daily selection, we are often confused by these three names, and we don’t know the specific differences between them, so we will briefly explain them here: First, Repea...
eric_wang Analogue and Mixed Signal
How can I use the matrix keyboard to input a three-digit number (0-999) by pressing three times in Verilog?
How does Verilog use the matrix keyboard to input a three-digit number (0-999) by pressing it three times? module key4x4 ( clk, rst_n, row, col, key_val ); input clk; input rst_n; input [3:0] row; // ...
yuxuanwlfei FPGA/CPLD
ADuCM360 - finally got into debug mode, SEGGER is such a rip off
[b][size=5]1. Background[/size][/b] I recently wanted to play with ADuCM360, so I installed a high-end version of IAR. After installation, it prompted me to install a new J-LINK driver. ----- Of cours...
dontium ADI Reference Circuit
Help: Please ask a question about the 51 single-chip microcomputer variable space overflow
What should I do if the number of variables defined in the program is greater than 128? The kelic compiler prompts the following: Program Size: data=140.1 xdata=126 code=24647 Can an expert provide a ...
672192076 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1475  2740  2390  2462  2578  30  56  49  50  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号