P4C164-35LMBLF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> P4C164-35LMBLF

P4C164-35LMBLF: DescriptionULTRA HIGH SPEED 8K x 8 STATIC CMOS RAMS; Categorystorage storage; File Size184KB，16 Pages; ManufacturerPyramid Semiconductor Corporation; Websitehttp://www.pyramidsemiconductor.com/; Environmental Compliance

Download Datasheet Parametric View All

P4C164-35LMBLF Overview

ULTRA HIGH SPEED 8K x 8 STATIC CMOS RAMS

P4C164-35LMBLF Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Pyramid Semiconductor Corporation
Parts packaging code	QLCC
package instruction	QCCN, LCC28,.35X.55
Contacts	28
Reach Compliance Code	compli
ECCN code	3A001.A.2.C
Maximum access time	35 ns
I/O type	COMMON
JESD-30 code	R-CQCC-N28
length	13.97 mm
memory density	65536 bi
Memory IC Type	STANDARD SRAM
memory width	8
Number of functions	1
Number of terminals	28
word count	8192 words
character code	8000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	8KX8
Output characteristics	3-STATE
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Encapsulate equivalent code	LCC28,.35X.55
Package shape	RECTANGULAR
Package form	CHIP CARRIER
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	1.905 mm
Maximum standby current	0.025 A
Minimum standby current	4.5 V
Maximum slew rate	0.15 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	8.89 mm

Preview

Download Datasheet

View All

P4C164

ULTRA HIGH SPEED 8K x 8

STATIC CMOS RAMS

FEATURES

Full CMOS, 6T Cell

High Speed (Equal Access and Cycle Times)

– 8/10/12/15/20/25/35/70/100 ns (Commercial)

– 10/12/15/20/25/35/70/100 ns(Industrial)

– 12/15/20/25/35/45/70/100 ns (Military)

Low Power Operation

Output Enable and Dual Chip Enable Control

Functions

Single 5V±10% Power Supply

Data Retention with 2.0V Supply, 10 µA Typical

Current (P4C164L Military)

Common Data I/O

Fully TTL Compatible Inputs and Outputs

Standard Pinout (JEDEC Approved)

– 28-Pin 300 mil Plastic DIP, SOJ

– 28-Pin 600 mil Plastic DIP (70 & 100ns)

– 28-Pin 300 mil SOP (70 & 100ns)

– 28-Pin 300 mil Ceramic DIP

– 28-Pin 600 mil Ceramic DIP

– 28-Pin 350 x 550 mil LCC

– 32-Pin 450 x 550 mil LCC

– 28-Pin CERPACK

DESCRIPTION

The P4C164 is a 65,536-bit ultra high-speed static RAM

organized as 8K x 8. The CMOS memory requires no

clocks or refreshing and has equal access and cycle

times. Inputs are fully TTL-compatible. The RAM operates

from a single 5V±10% tolerance power supply. With

battery backup, data integrity is maintained with supply

voltages down to 2.0V. Current drain is typically 10 µA

from a 2.0V supply.

Access times as fast as 8 nanoseconds are available,

permitting greatly enhanced system operating speeds.

The P4C164 is available in 28-pin 300 mil DIP and SOJ, 28-

pin 600 mil plastic and ceramic DIP, 28-pin 350 x 550 mil

LCC, 32-pin 450 x 550 mil LCC, and 28-pin CERPACK.

The 70ns and 100ns P4C164s are available in the 600 mil

plastic DIP.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATIONS

DIP (P5, P6, C5, C5-1, D5-1, D5-2),

SOJ (J5), CERPACK (F4), SOP(S6)

SEE PAGE 7 FOR LCC PIN CONFIGURATIONS

1519B

Document #

SRAM115

REV F

Revised June 2007

Recommended Resources

Does anyone have a download link for Protel DXP?: Hello everyone, does anyone know the download address of Protel DXP? I have searched online, but none of them are ideal. Some of them cannot be installed after downloading, or require a registration c...; gxlcgxlc MCU

About video acquisition and display buffer: Defined in the source file Uint32 capYbur = 0x80000000; //Collect Y buffer area ....... Uint32 disYbu = 0x80100000; //Display Y buffer areaInitialize the decoder, EMIF, I2C, interrupt, CSL and then ca...; OSTnm DSP and ARM Processors

TD-SCDMA commercialization should give priority to the development of high-end data users: All links in the industrial chain are in placeAs the TD-SCDMA pre-commercial test enters the friendly user number release stage, the commercialization of TD-SCDMA is getting closer and closer. As all ...; changjiang RF/Wirelessly

Ad sampling is very unstable: Why is the sampling result of adc0 very unstable when I use lm3s8962? I use a DC potentiometer to input a stable 100mv. Let's take a look at my output results. ADC0 = 111(mV ) ADC0 = 102(mV) ADC0 = 14...; eeleader Microcontroller MCU

Power Amplifier Basics: [size=4]Power amplifiers are usually divided into five categories according to their working status. That is, Class A (A), Class B (B), Class AB (AB), and Class D (D). [/size] [size=4] [/size] [size=4...; Jacktang Analogue and Mixed Signal

Learn ARM architecture and interface technology from practice: [table=97%] [tr][td][align=center][align=left][b]Introduction to the book "Learning ARM System Architecture and Interface Technology from Practice"[/b] [/align][/align][/td][/tr] [tr][td][align=center...; farsight2009 ARM Technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components