EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C164-35DWILF

Description
ULTRA HIGH SPEED 8K x 8 STATIC CMOS RAMS
Categorystorage    storage   
File Size184KB,16 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Environmental Compliance
Download Datasheet Parametric View All

P4C164-35DWILF Overview

ULTRA HIGH SPEED 8K x 8 STATIC CMOS RAMS

P4C164-35DWILF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Parts packaging codeDIP
package instructionDIP,
Contacts28
Reach Compliance Codecompli
ECCN codeEAR99
Maximum access time35 ns
JESD-30 codeR-CDIP-T28
memory density65536 bi
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals28
word count8192 words
character code8000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize8KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width15.24 mm
Base Number Matches1
P4C164
ULTRA HIGH SPEED 8K x 8
STATIC CMOS RAMS
FEATURES
Full CMOS, 6T Cell
High Speed (Equal Access and Cycle Times)
– 8/10/12/15/20/25/35/70/100 ns (Commercial)
– 10/12/15/20/25/35/70/100 ns(Industrial)
– 12/15/20/25/35/45/70/100 ns (Military)
Low Power Operation
Output Enable and Dual Chip Enable Control
Functions
Single 5V±10% Power Supply
Data Retention with 2.0V Supply, 10 µA Typical
Current (P4C164L Military)
Common Data I/O
Fully TTL Compatible Inputs and Outputs
Standard Pinout (JEDEC Approved)
– 28-Pin 300 mil Plastic DIP, SOJ
– 28-Pin 600 mil Plastic DIP (70 & 100ns)
– 28-Pin 300 mil SOP (70 & 100ns)
– 28-Pin 300 mil Ceramic DIP
– 28-Pin 600 mil Ceramic DIP
– 28-Pin 350 x 550 mil LCC
– 32-Pin 450 x 550 mil LCC
– 28-Pin CERPACK
DESCRIPTION
The P4C164 is a 65,536-bit ultra high-speed static RAM
organized as 8K x 8. The CMOS memory requires no
clocks or refreshing and has equal access and cycle
times. Inputs are fully TTL-compatible. The RAM operates
from a single 5V±10% tolerance power supply. With
battery backup, data integrity is maintained with supply
voltages down to 2.0V. Current drain is typically 10 µA
from a 2.0V supply.
Access times as fast as 8 nanoseconds are available,
permitting greatly enhanced system operating speeds.
The P4C164 is available in 28-pin 300 mil DIP and SOJ, 28-
pin 600 mil plastic and ceramic DIP, 28-pin 350 x 550 mil
LCC, 32-pin 450 x 550 mil LCC, and 28-pin CERPACK.
The 70ns and 100ns P4C164s are available in the 600 mil
plastic DIP.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATIONS
DIP (P5, P6, C5, C5-1, D5-1, D5-2),
SOJ (J5), CERPACK (F4), SOP(S6)
SEE PAGE 7 FOR LCC PIN CONFIGURATIONS
1519B
Document #
SRAM115
REV F
Revised June 2007
1
The winning Xiaomi Internet Radio has arrived
I didn't find the right tools to disassemble it, and I tried a few times with a utility knife but couldn't open it. I won't post photos of the disassembly. There are disassembly posts on the Internet....
MrKingMCU Talking
LED switch power supply selection and use precautions
[hide] 1. The power cord of the metal casing is generally connected to the ground (FG) of the casing. It must be reliably grounded to ensure safety. Do not mistakenly connect the casing to the neutral...
探路者 LED Zone
Give a signal, the LED light will gradually turn on and off
As the title says, I have consulted LED driver chips, and they said that it can only be achieved by simulating PWM signals with a single-chip microcomputer. I am new to microcontrollers. Could you ple...
sud0 stm32/stm8
[RT-Thread Reading Notes] Part 2 (1) Porting, Running and Thread Management
Part 2 (1) mainly studied the contents of Chapters 13-17 [b] 1. Porting RT-Thread to STM32 and creating threads [/b][align=left] Why do we do both chapters together? Because porting one chapter alone ...
我爱下载 Real-time operating system RTOS
[Core Route FPGA Learning] Core Route FPGA Learning Kit Downloader Driver Installation Instructions
Altera's FPGA devices need to use a dedicated downloader, USB Blaster, to download configuration files (parallel port downloaders were used a long time ago, but since parallel ports have been eliminat...
小梅哥 FPGA/CPLD
Phase Shift
Does anyone know of a phase-shifting chip, preferably one with a larger bandwidth that can achieve the phase-shifting function? I want to phase-shift a signal within a certain bandwidth and hope to ge...
iceswp Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1612  1346  2051  194  532  33  28  42  4  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号