EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C164-15CWMBLF

Description
ULTRA HIGH SPEED 8K x 8 STATIC CMOS RAMS
Categorystorage    storage   
File Size184KB,16 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Environmental Compliance
Download Datasheet Parametric View All

P4C164-15CWMBLF Overview

ULTRA HIGH SPEED 8K x 8 STATIC CMOS RAMS

P4C164-15CWMBLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Parts packaging codeDIP
package instructionDIP,
Contacts28
Reach Compliance Codecompli
ECCN code3A001.A.2.C
Maximum access time15 ns
JESD-30 codeR-CDIP-T28
memory density65536 bi
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals28
word count8192 words
character code8000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize8KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width15.24 mm
Base Number Matches1
P4C164
ULTRA HIGH SPEED 8K x 8
STATIC CMOS RAMS
FEATURES
Full CMOS, 6T Cell
High Speed (Equal Access and Cycle Times)
– 8/10/12/15/20/25/35/70/100 ns (Commercial)
– 10/12/15/20/25/35/70/100 ns(Industrial)
– 12/15/20/25/35/45/70/100 ns (Military)
Low Power Operation
Output Enable and Dual Chip Enable Control
Functions
Single 5V±10% Power Supply
Data Retention with 2.0V Supply, 10 µA Typical
Current (P4C164L Military)
Common Data I/O
Fully TTL Compatible Inputs and Outputs
Standard Pinout (JEDEC Approved)
– 28-Pin 300 mil Plastic DIP, SOJ
– 28-Pin 600 mil Plastic DIP (70 & 100ns)
– 28-Pin 300 mil SOP (70 & 100ns)
– 28-Pin 300 mil Ceramic DIP
– 28-Pin 600 mil Ceramic DIP
– 28-Pin 350 x 550 mil LCC
– 32-Pin 450 x 550 mil LCC
– 28-Pin CERPACK
DESCRIPTION
The P4C164 is a 65,536-bit ultra high-speed static RAM
organized as 8K x 8. The CMOS memory requires no
clocks or refreshing and has equal access and cycle
times. Inputs are fully TTL-compatible. The RAM operates
from a single 5V±10% tolerance power supply. With
battery backup, data integrity is maintained with supply
voltages down to 2.0V. Current drain is typically 10 µA
from a 2.0V supply.
Access times as fast as 8 nanoseconds are available,
permitting greatly enhanced system operating speeds.
The P4C164 is available in 28-pin 300 mil DIP and SOJ, 28-
pin 600 mil plastic and ceramic DIP, 28-pin 350 x 550 mil
LCC, 32-pin 450 x 550 mil LCC, and 28-pin CERPACK.
The 70ns and 100ns P4C164s are available in the 600 mil
plastic DIP.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATIONS
DIP (P5, P6, C5, C5-1, D5-1, D5-2),
SOJ (J5), CERPACK (F4), SOP(S6)
SEE PAGE 7 FOR LCC PIN CONFIGURATIONS
1519B
Document #
SRAM115
REV F
Revised June 2007
1
The concept and principle of shielding
Shielding is to isolate two spatial regions with metal to control the induction and radiation of electric fields, magnetic fields and electromagnetic waves from one region to another. Specifically, it...
fly RF/Wirelessly
The most comprehensive list of 5G segment leading concept stocks in history
5G is not only an enhancement of mobile communication technology, but also the foundation of industrial Internet, Internet of Things, artificial intelligence, Internet of Vehicles, big data, cloud com...
freebsder RF/Wirelessly
The role of interrupts in PID and learning suggestions
[font=Verdana, Arial,] 1. What is the use of interrupts in PID? [/font] [font=Verdana, Arial,] The computer must sample feedback at a certain time interval in order to perform PID control calculations...
bzgkzlw Industrial Control Electronics
[Help] WINCE5 HIVE registry problem 01: filesys.exe running error: Unable to mount boot.hv. Check result - why boot.hv is not in core
[color=#33CCCC]1. Environment Description[/color]: CPU: PXA270 RAM: 64MB SDRAM ROM: Intel 2M Nor Flash (Boot) Samsung 1GB Nand Flash (BINFS+FATFS) Note: The system image file xip.bin will be burned to...
yimaoqian Embedded System
Selection
Bus transceiver, power supply 5V, input 5V, output 5V, 20 pins, which chip should be used...
bjg007 Industrial Control Electronics
Using freescale s08 microcontroller SPI module to read and write at93c46
This example was tested on the development board NSS08Kit-R1 that I made, which uses MC9S08AC16, but it should be applicable to other models of S08 microcontrollers. [font=Arial][size=13px]/**********...
bluehacker NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1872  2339  900  1303  1296  38  48  19  27  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号