N20120Y1EB1S datasheet, PDF - EEWORLD Datasheet

N20120Y1EB1S: DescriptionRectifier Diode, 3 Phase, Silicon,; CategoryDiscrete semiconductor diode; File Size22KB，1 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

N20120Y1EB1S Overview

Rectifier Diode, 3 Phase, Silicon,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Microsemi
Reach Compliance Code	unknown
ECCN code	EAR99
application	POWER
Configuration	COMPLEX
Diode component materials	SILICON
Diode type	RECTIFIER DIODE
Phase	3
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum time at peak reflow temperature	NOT SPECIFIED

Current Control of Semiconductor Refrigeration Plate Thermostat: I want to make a semiconductor refrigeration thermostat controlled by a single chip microcomputer to control the temperature within a certain range. Now I don't know how to accurately control the heat...; 463371270 51mcu

Share: CORTEX-M3 Authoritative Guide Chinese Version (Full): CORTEX-M3 Authoritative Guide Chinese Version.rar (4.85 MB)Downloads: 2962 2009-9-7 02:51...; lengxing stm32/stm8

Share: ARM entry basic book: Study ARM Step by Step: [i=s]This post was last edited by wingard on 2015-10-29 14:50[/i] This book mainly describes the following contents from the perspective of learners: basic knowledge of ARM programming, BOOT code flow...; wingard ARM Technology

Beer Bottle Telephone: If you see someone holding a bottle of wine and talking to himself, don't think that this is a drunkard who is obsessed with alcohol. Maybe he is just talking on the phone....; xyh_521 Creative Market

[Ask an expert] Will Sdram "refresh" interrupt read, write operations and pre-charge?: [color=red]I would like to ask experts for advice, I would be grateful: [/color] When the sdram is in the process of reading, the refresh operation is performed. Will this interrupt the read operation...; zlyhn FPGA/CPLD

Several Concepts of On-Chip Logic Analyzer: [color=#444444][font=Verdana, Helvetica, Arial, sans-serif]Trigger: A condition that triggers data recording. [/font][/color][font=Verdana, Helvetica, Arial, sans-serif]Trigger sequence: A set of cond...; besideyou FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components