EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C1049-70L36M

Description
HIGH SPEED 512K x 8 STATIC CMOS RAM
Categorystorage    storage   
File Size211KB,12 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet Parametric View All

P4C1049-70L36M Overview

HIGH SPEED 512K x 8 STATIC CMOS RAM

P4C1049-70L36M Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerPyramid Semiconductor Corporation
Parts packaging codeDLCC
package instructionSON,
Contacts36
Reach Compliance Codecompliant
ECCN code3A001.A.2.C
Maximum access time70 ns
JESD-30 codeR-CDSO-N36
JESD-609 codee0
length23.368 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals36
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize512KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height2.54 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width11.4935 mm
Base Number Matches1
P4C1049/P4C1049L
HIGH SPEED 512K x 8
STATIC CMOS RAM
FEATURES
High Speed (Equal Access and Cycle Times)
— 15/20/25 ns (Commercial)
— 20/25/35 ns (Industrial)
— 20/25/35/45/55/70 ns (Military)
Low Power
Single 5V±10% Power Supply
Easy Memory Expansion Using
CE
and
OE
Inputs
Common Data I/O
Three-State Outputs
Fully TTL Compatible Inputs and Outputs
Advanced CMOS Technology
Automatic Power Down
Packages
—36-Pin SOJ (400 mil)
—36-Pin FLATPACK
—36-Pin LCC (452 mil x 920 mil)
DESCRIPTION
The P4C1049 is a 4 Megabit high-speed CMOS
static RAM organized as 512Kx8. The CMOS memory
requires no clocks or refreshing, and has equal access
and cycle times. Inputs are fully TTL-compatible. The
RAM operates from a single 5V±10% tolerance power
supply.
Access times as fast as 15 nanoseconds permit greatly
enhanced system operating speeds. CMOS is utilized
to reduce power consumption to a low level. The P4C1049
is a member of a family of PACE RAM™ products offer-
ing fast access times.
The P4C1049 device provides asynchronous operation
with matching access and cycle times. Memory loca-
tions are specified on address pins A
0
to A
18
. Reading is
accomplished by device selection (CE) and output en-
abling (OE) while write enable (WE) remains HIGH. By
presenting the address under these conditions, the data
in the addressed memory location is presented on the
data input/output pins. The input/output pins stay in the
HIGH Z state when either
CE
or
OE
is HIGH or
WE
is
LOW.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATIONS
SOLDER-SEAL
FLATPACK (FS-4)
SOJ (J9)
LCC (L11)
1519B
Document #
SRAM128
REV OR
1
Revised October 2005
Ask a question that someone has asked before, ads7843 touch screen
static struct ads7846_platform_data ads_info = { .model = 7843, .x_min = 150, .x_max = 3830, .y_min = 190, .y_max = 3830, .vref_delay_usecs = 100, .x_plate_ohms = 450, .y_plate_ohms = 250,//250, .pres...
zhouqifa Embedded System
What kind of processor is generally used to make 16-channel acquisition cards?
What kind of processor is generally used for 16-channel acquisition cards now? Single-ended acquisition, each channel frequency is about 10k....
donglele2005 stm32/stm8
netgen -ofmt verilog -sim ramtest.ngc ramtest_synthesis.v under ISE
I am surrounded by VIVADO developers, but I don’t have an ISE environment, so the download is too slow; I need to convert NGC files into files that can be simulated in modelsim under ISE environment. ...
pinky66 FPGA/CPLD
Xunwei i.MX6ULL development board ported Gdb+Gdbserver debugging
Because many of my friends are from MCU , they are used to using JLINk to debug programs on MCU, and they are not used to it when they switch to Linux . It is true that if you can set breakpoints, sin...
遥寄山川 ARM Technology
Regarding the setup of CK and RN of FF?
I have a question. I use asynchronous reset in the code, that is, always@ (posedge clk or posedge rst), but why does it report the setup timing problem of CK and RN during post-simulation? And after I...
eeleader FPGA/CPLD
MSP430G2553 analog-to-digital converter ADC10
[align=left][color=rgb(51, 51, 51)][font=verdana, Arial, Helvetica, sans-serif][size=14px]The ADC10 module is a high-performance, 10-bit analog-to-digital converter inside the MSP430 MCU. It includes ...
fish001 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2810  2579  2261  2606  2668  57  52  46  53  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号