RTAX2000SL-1CQ256EV datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> RTAX2000SL-1CQ256EV

RTAX2000SL-1CQ256EV: DescriptionField Programmable Gate Array, 21504 CLBs, 2000000 Gates, CMOS, CQFP256, CERAMIC, QFP-256; CategoryProgrammable logic devices Programmable logic; File Size14MB，278 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

RTAX2000SL-1CQ256EV Overview

Field Programmable Gate Array, 21504 CLBs, 2000000 Gates, CMOS, CQFP256, CERAMIC, QFP-256

RTAX2000SL-1CQ256EV Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Microsemi
package instruction	CERAMIC, QFP-256
Reach Compliance Code	compliant
ECCN code	USML XV(E)
Other features	250000 ASIC GATES ALSO AVAILABLE
Combined latency of CLB-Max	0.95 ns
JESD-30 code	S-CQFP-F256
JESD-609 code	e0
length	36 mm
Configurable number of logic blocks	21504
Equivalent number of gates	2000000
Number of entries	684
Output times	684
Number of terminals	256
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	21504 CLBS, 2000000 GATES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Encapsulate equivalent code	TPAK256,3SQ,20
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	225
power supply	1.5/3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Filter level	MIL-PRF-38535
Maximum seat height	3.3 mm
Maximum supply voltage	1.575 V
Minimum supply voltage	1.425 V
Nominal supply voltage	1.5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	FLAT
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	20
width	36 mm

Preview

Download Datasheet

View All

Revision 15

RTAX-S/SL and RTAX-DSP Radiation-Tolerant FPGAs

Radiation Performance

• SEU-Hardened Registers Eliminate the Need for Triple-Module

Redundancy (TMR)

– Immune to Single-Event Upsets (SEU) to LET

> 37 MeV-

/mg

– SEU Rate < 10

-10

Errors/Bit-Day (worst case GEO)

• SRAM Upset Rate of <10

-10

Errors/Bit-Day with Use of Error

Detection and Correction (EDAC) IP (included) with Integrated

SRAM Scrubber

– Single-Bit Correction, Double-Bit Detection

– Variable-Rate Background Refreshing

• Total Ionizing Dose Up to 300 krad (Si, Functional)

• Single-Event Latch-Up Immunity (SEL) to LET

> 117 MeV-

/mg

• TM1019 Test Data Available

Specifications

• Up to 4 Million Equivalent System Gates or 500 k Equivalent

ASIC Gates

• Up to 20,160 SEU-Hardened Flip-Flops

• Up to 840 I/Os

with

SEU-Protected Input, Output, and Enable

Registers

• Up to 540 kbits Embedded SRAM

• Manufactured on 0.15 µm CMOS Antifuse Process Technology,

7 Layers of Metal

• Electrostatic Discharge (ESD) is 2,000 V (HBM MIL-STD-883,

TM3015)

Embedded Multiply/Accumulate Blocks

(RTAX-DSP Only)

•

Up to 120 Multiply/Accumulate Blocks

Fully SEU- and SET-Hardened

125 MHz Performance throughout Military Temperature Range

Flexible, Cascadable Accumulate Function

Processing Flows

• B-Flow – MIL-STD-883B

• E-Flow – Extended Flow

• EV-Flow – Class V Equivalent Flow Processing Consistent with

MIL-PRF 38535 (RTAX-DSP only)

• V-Flow – QML Class V per MIL-PRF-38535 (RTAX-S/SL only)

Features

• Single-Chip, Nonvolatile Solution

• 1.5 V Core Voltage for Low Power

• Flexible, Multi-Standard I/Os:

– 1.5 V, 1.8 V, 2.5 V, 3.3 V Mixed Voltage Operation

– Bank-Selectable I/Os – 8 Banks per Chip

– Single-Ended I/O Standards: LVTTL, LVCMOS, 3.3 V PCI

– JTAG Boundary Scan Testing (as per IEEE 1149.1)

– Differential I/O Standards: LVPECL and LVDS

– Voltage-Referenced I/O Standards: GTL+, HSTL Class 1,

SSTL2 Class 1 and 2, SSTL3 Class 1 and 2

– Hot-Swap with Cold-Sparing Support (Except PCI)

• Embedded Memory with Variable Aspect Ratio:

– Independent, Width-Configurable Read and Write Ports

– Programmable Embedded FIFO Control Logic

– ROM Emulation Capability

• Deterministic, User-Controllable Timing

• Unique In-System Diagnostic and Debug Capability

Prototyping Options

• Commercial Axcelerator

Devices for Functional Verification

(RTAX™-S/SL only)

• RTAX-S/SL PROTO and RTAX-DSP PROTO Devices with

Same Functional and Timing Characteristics as Flight Unit in a

Non-Hermetic Package

• Low-Priced Reprogrammable ProASIC

3 Option for Functional

Verification (RTAX-S/SL only)

• Offers Up To 80% Saving of Static Current Compared to

Standard RTAX-S Device at Worst-Case Conditions

RTAX-SL Low Power Option

Leading-Edge Performance

•

High-Performance Embedded FIFOs

350+ MHz System Performance

500+ MHz Internal Performance

700 Mb/s LVDS Capable I/Os

Table 1 • RTAX Family Product Profile

Device

Capacity

Equivalent System Gates

ASIC Gates

Modules

Combinatorial (C-cells)

Embedded RAM/FIFO (w/o EDAC)

Core RAM Blocks

Core RAM Bits (K = 1,024)

Embedded Multiply/Accumulate

Blocks

Clocks (segmentable)

Hardwired

Routed

I/Os

I/O Banks

User I/Os (maximum)

I/O Registers

Package

CG/LG*

Note:

RTAX250S/SL RTAX1000S/SL RTAX2000S/SL RTAX4000S/SL RTAX2000D/DL RTAX4000D/DL

250,000

30,000

1,408

2,816

54 k

–

1,000,000

125,000

6,048

12,096

162 k

–

2,000,000

250,000

10,752

21,504

288 k

–

4,000,000

500,000

20,160

40,320

120

540 k

–

2,000,000

250,000

9,856

19,712

288 k

4,000,000

500,000

18,480

36,960

120

540 k

120

198

744

624

208, 352

418

1,548

624

352

684

2,052

624, 1152

256, 352

840

2,520

1272

352

684

2,052

1272

352

840

2,520

1272

352

*The body size of the CG1272 and LG1272 packages used on the RTAX-DSP devices is slightly larger than the body size of the

CG/LG1272 used on RTAX4000S/SL devices.

May 2012

Recommended Resources

Transformer coupled feedback oscillation circuit

Steam iron automatic protection circuit

Charger circuit diagram using U2403B

Hitachi CMT2998 color TV protection circuit

Computer motherboard circuit diagram 815 3_03

Computer motherboard circuit diagram 815 5_23

Input resistance and output resistance: [size=3] Resistance is a performance indicator used to measure the impact of an amplifier on a signal source. The larger the input resistance, the smaller the current the amplifier takes from the sign...; 灞波儿奔 Analogue and Mixed Signal

100 Examples of Proteus 51 Microcontroller Simulation: You can take a look!! It's useful!!...; 月思繁星 PCB Design

EEWORLD University ---- Introduction to SYS BIOS (3) —— Hardware interrupts and idle threads_2: Introduction to SYS BIOS (3) - Hardware Interrupts and Idle Threads_2 : https://training.eeworld.com.cn/course/362...; zhangjianee Embedded System

Have you ever thought about doing engineering on your own? How hard is it?: In recent days, I have been talking with friends about starting a business. Starting a business means that you have the potential to run towards free funds. Therefore, no matter how difficult the curr...; clark Industrial Control Electronics

Just for fun: Dementia prevention test questions: :puzzle:Guess the question from the picture~~It's a very interesting question. I've posted it here to see which smart forum friends can guess the answer~~...; okhxyyo Talking

STM32F103+STM32CUBE MX+SIP+DMA mode, how to correctly judge the completion of sending and receiving in the sending and receiving interruption?: Please help me, I have tried many methods, including referring to those on the Internet, but I am still unable to correctly determine whether the sending and receiving are completed during the interru...; ZHANGXUEJIE stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components