P4C1048L-70CWI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> P4C1048L-70CWI

P4C1048L-70CWI: DescriptionLOW POWER 512K x 8 CMOS STATIC RAM; Categorystorage storage; File Size157KB，12 Pages; ManufacturerPyramid Semiconductor Corporation; Websitehttp://www.pyramidsemiconductor.com/

Download Datasheet Parametric View All

P4C1048L-70CWI Overview

LOW POWER 512K x 8 CMOS STATIC RAM

P4C1048L-70CWI Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Pyramid Semiconductor Corporation
Parts packaging code	DIP
package instruction	DIP,
Contacts	32
Reach Compliance Code	compli
ECCN code	3A991.B.2.A
Maximum access time	70 ns
JESD-30 code	R-CDIP-T32
JESD-609 code	e0
memory density	4194304 bi
Memory IC Type	STANDARD SRAM
memory width	8
Number of functions	1
Number of terminals	32
word count	524288 words
character code	512000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	512KX8
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	5.715 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15.24 mm

Preview

Download Datasheet

View All

P4C1048L

LOW POWER 512K x 8

CMOS STATIC RAM

FEATURES

Current

— Operating: 35mA

— CMOS Standby: 100µA

Access Times

—45/55/70/100 ns

Single 5 Volts ±10% Power Supply

Easy Memory Expansion Using

and

Inputs

Common Data I/O

Three-State Outputs

Fully TTL Compatible Inputs and Outputs

Advanced CMOS Technology

Automatic Power Down

Packages

—32-Pin 600 mil Plastic and Ceramic DIP

—32-Pin 445 mil SOP

—32-Pin TSOP II

DESCRIPTION

The P4C1048L is a 4 Megabit low power CMOS static

RAM organized as 512K x 8. The CMOS memory re-

quires no clocks or refreshing, and has equal access

and cycle times. Inputs are fully TTL-compatible. The

RAM operates from a single 5V±10% tolerance power

supply.

Access times as fast as 45 ns are availale. CMOS is

utilized to reduce power consumption to a low level.

The P4C1048L device provides asynchronous opera-

tion with matching access and cycle times. Memory

locations are specified on address pins A

to A

. Read-

ing is accomplished by device selection (CE low) and

output enabling (OE) while write enable (WE) remains

HIGH. By presenting the address under these condi-

tions, the data in the addressed memory location is pre-

sented on the data input/output pins. The input/output

pins stay in the HIGH Z state when either

is HIGH or

is LOW.

The P4C1048L is packaged in a 32-pin 445 mil plastic

SOP, 32-pin TSOP II, or 600 mil plastic or ceramic side-

brazed DIP.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION

DIP (P600, C10),

SOP (S12), TSOP II (T4)

TOP VIEW

Document #

SRAM129

REV D

Revised July 2007

Recommended Resources

Ask about the choice of professional direction: I am now a senior in college and I am busy applying to study abroad for a master's degree. My undergraduate major is ECE, and I did not further subdivide it. I am now preparing to study this direction...; taishuile Analog electronics

What is PTA? BT-WIFI Coexistence: What is PTA? BT-WIFI coexistence repost Bluetooth and WIFI coexistence design Bluetooth and 802.11b/g/n can both work at 2.4GISM and may interfere with each other. One of the typical applications of i...; Jacktang RF/Wirelessly

The PCB circuit I drew is sometimes good and sometimes bad, and I don’t know what the problem is. Can the experts in the forum help me? !: A few days ago, I drew a mobile power charging board. The power management chip is TP4222. The circuit is built according to the typical circuit. The MOS for external charging is 9926. After the board...; hunenghl PCB Design

I burned a frequency division program into the board I made myself, and the output waveform of the board is messy: I made a board myself and used assign to assign values to the ports to light up the LED lights, but when I burned a frequency division program into it, the board output had problems. Has anyone encoun...; xiaofeiyu1 FPGA/CPLD

What is the difference between a power cord and a download cable?: My two wires are the same. Today, I randomly took out one and connected it to the 51 single-chip microcomputer learning board and found that the digital tube display was abnormal. After changing anoth...; 2012022111 51mcu

mpu9250: void READ_MPU9250_ACCEL(void) { BUF[0]=Single_Read(ACCEL_ADDRESS,ACCEL_XOUT_L); BUF[1]=Single_Read(ACCEL_ADDRESS,ACCEL_XOUT_H); T_X= (BUF[1]<<8)|BUF[0]; T_X/= 164; //Read and calculate x-axis data BUF...; yuxinxin1111 stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components