EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C1048L-55SMB

Description
LOW POWER 512K x 8 CMOS STATIC RAM
File Size157KB,12 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet View All

P4C1048L-55SMB Overview

LOW POWER 512K x 8 CMOS STATIC RAM

P4C1048L
LOW POWER 512K x 8
CMOS STATIC RAM
FEATURES
V
CC
Current
— Operating: 35mA
— CMOS Standby: 100µA
Access Times
—45/55/70/100 ns
Single 5 Volts ±10% Power Supply
Easy Memory Expansion Using
CE
and
OE
Inputs
Common Data I/O
Three-State Outputs
Fully TTL Compatible Inputs and Outputs
Advanced CMOS Technology
Automatic Power Down
Packages
—32-Pin 600 mil Plastic and Ceramic DIP
—32-Pin 445 mil SOP
—32-Pin TSOP II
DESCRIPTION
The P4C1048L is a 4 Megabit low power CMOS static
RAM organized as 512K x 8. The CMOS memory re-
quires no clocks or refreshing, and has equal access
and cycle times. Inputs are fully TTL-compatible. The
RAM operates from a single 5V±10% tolerance power
supply.
Access times as fast as 45 ns are availale. CMOS is
utilized to reduce power consumption to a low level.
The P4C1048L device provides asynchronous opera-
tion with matching access and cycle times. Memory
locations are specified on address pins A
0
to A
18
. Read-
ing is accomplished by device selection (CE low) and
output enabling (OE) while write enable (WE) remains
HIGH. By presenting the address under these condi-
tions, the data in the addressed memory location is pre-
sented on the data input/output pins. The input/output
pins stay in the HIGH Z state when either
CE
is HIGH or
WE
is LOW.
The P4C1048L is packaged in a 32-pin 445 mil plastic
SOP, 32-pin TSOP II, or 600 mil plastic or ceramic side-
brazed DIP.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATION
DIP (P600, C10),
SOP (S12), TSOP II (T4)
TOP VIEW
Document #
SRAM129
REV D
Revised July 2007
1
EEWORLD University Hall--Using hard-core floating-point DSP modules in FPGA to speed up design and development time
Using hard-core floating-point DSP modules in FPGA to accelerate design development time : https://training.eeworld.com.cn/course/2099Accelerate design development time using hard-core floating-point ...
chenyy FPGA/CPLD
ATmega161 Features
ATmega161 Features This article introduces the functions and application characteristics of the ATmega161 chip in detail...
rain Embedded System
Today I received a small gift---a small speaker
Thank you Electronic Engineering Network!...
80后 Suggestions & Announcements
【LAUNCHXL-CC2650】LAUNCHXL-CC2650 unboxing test
[i=s]This post was last edited by a736015 on 2021-4-30 13:04[/i]The development board was received yesterday and sent out for unpacking and testing today. The CC2650 LaunchPad Kit brings easy Bluetoot...
a736015 RF/Wirelessly
Three ST development boards NUCLEO-F410RB are waiting for you to test
Three NUCLEO-F410RB development boards, do you want to evaluate them? Please tell us your evaluation time and evaluation plan in the comments. [color=#000][font=微软雅黑]We will select suitable candidates...
eric_wang DIY/Open Source Hardware
Help me, WINCE can't start
We bought a solution, Z228. They could enter the operating system before, it was OK, but after we changed the clock chip segment and power chip segment, we couldn't enter the system after going to the...
karise Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1402  2560  135  2367  877  29  52  3  48  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号