EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C1024L55TI

Description
LOW POWER 128K x 8 CMOS STATIC RAM
Categorystorage    storage   
File Size278KB,11 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet Parametric View All

P4C1024L55TI Overview

LOW POWER 128K x 8 CMOS STATIC RAM

P4C1024L55TI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerPyramid Semiconductor Corporation
Parts packaging codeTSOP
package instructionLSSOP,
Contacts32
Reach Compliance Codeunknow
Maximum access time55 ns
JESD-30 codeR-PDSO-G32
length18.4 mm
memory density1048576 bi
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals32
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128KX8
Package body materialPLASTIC/EPOXY
encapsulated codeLSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.2192 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width8 mm
Base Number Matches1
P4C1024L
LOW POWER 128K x 8
CMOS STATIC RAM
FEATURES
V
CC
Current (Commercial/Industrial)
— Operating: 70mA/85mA
— CMOS Standby: 100µA/100µA
Access Times
—55/70 (Commercial or Industrial)
Single 5 Volts ±10% Power Supply
Easy Memory Expansion Using
CE
1,
CE
2
and
OE
Inputs
Common Data I/O
Three-State Outputs
Fully TTL Compatible Inputs and Outputs
Advanced CMOS Technology
Automatic Power Down
Packages
—32-Pin 600 mil Plastic and Ceramic DIP
—32-Pin 445 mil SOP
—32-Pin TSOP
DESCRIPTION
The P4C1024L is a 1,048,576-bit low power CMOS static
RAM organized as 128Kx8. The CMOS memory re-
quires no clocks or refreshing, and has equal access
and cycle times. Inputs are fully TTL-compatible. The
RAM operates from a single 5V±10% tolerance power
supply.
Access times of 55 ns and 70 ns are availale. CMOS is
utilized to reduce power consumption to a low level.
The P4C1024L device provides asynchronous opera-
tion with matching access and cycle times. Memory
locations are specified on address pins A
0
to A
16
. Read-
ing is accomplished by device selection (CE
1
low and
CE
2
high) and output enabling (OE) while write enable
(WE) remains HIGH. By presenting the address under
these conditions, the data in the addressed memory lo-
cation is presented on the data input/output pins. The
input/output pins stay in the HIGH Z state when either
CE
1
or
OE
is HIGH or
WE
or CE
2
is LOW.
The P4C1024L is packaged in a 32-pin TSOP, 445 mil
SOP, and a 600 mil PDIP.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATION
DIP (P600, C10), SOP (S12)
TOP VIEW
See end of datasheet for TSOP pin configuration.
Document #
SRAM125
REV C
Revised September 2006
1
EEWORLD Download Center Expert Introduction---Chang Changze
[i=s] This post was last edited by tiankai001 on 2014-6-15 15:26 [/i] [align=center] [size=5][b]EEWORLD Download Center's Talent Introduction --- Changjianze [/b][/size][/align] [size=4] EEWORLD Downl...
tiankai001 Download Centre
FPGA Advanced Timing Synthesis Tutorial
...
至芯科技FPGA大牛 FPGA/CPLD
Urgent!! Please teach me some analog electronics knowledge!!
How to calculate the two threshold voltages of a hysteresis comparator? It would be best to write out the formula. As shown in the figure below. Thank you very much for your help....
鱼跃龙门2009 Analog electronics
What is an all-flash array?
Reprinted from [url]http://mp.weixin.qq.com/s?__biz=MzAwMDM4NTUyNw==&mid=402987929&idx=1&sn=d1824cc889e67837e2e823bcda39245c&3rd=MzA3MDU4NTYzMw==&scene=6#rd[/url] [color=#943634][size=14pt][b]6 major ...
白丁 FPGA/CPLD
【CN0266】High-performance digital MEMS microphone and Blackfin DSP standard digital audio interface
Circuit Functionality and Benefits The circuit shown in Figure 1 allows two digital MEMS microphones to interface to a DSP over a single data line. The ADMP441 consists of a MEMS microphone element an...
EEWORLD社区 ADI Reference Circuit
Does anyone have any simulation software for st32?
For example, like Proteus...
chgeng stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1303  1949  1024  1601  145  27  40  21  33  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号