MO2018AE5-C0H-33E0-0098679001D datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> MO2018AE5-C0H-33E0-0098679001D

MO2018AE5-C0H-33E0-0098679001D: DescriptionLVCMOS Output Clock Oscillator, 98.679001MHz Nom, SOT23-5; CategoryPassive components oscillator; File Size884KB，12 Pages; ManufacturerDaishinku Corp.; Websitehttp://www.kds.info/; Environmental Compliance

Download Datasheet Parametric View All

MO2018AE5-C0H-33E0-0098679001D Overview

LVCMOS Output Clock Oscillator, 98.679001MHz Nom, SOT23-5

MO2018AE5-C0H-33E0-0098679001D Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7216077385
Reach Compliance Code	unknown
Other features	ENABLE/DISABLE FUNCTION; TR
maximum descent time	2 ns
Frequency Adjustment - Mechanical	NO
frequency stability	25%
Installation features	SURFACE MOUNT
Number of terminals	5
Nominal operating frequency	98.679001 MHz
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Oscillator type	LVCMOS
Output load	15 pF
physical size	3.05mm x 1.75mm x 1.45mm
longest rise time	2 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

MO2018

High Temp, Single-Chip, One-output Clock Generator

Features



Applications



Frequencies between 1 MHz and 110 MHz accurate to 6 decimal

places

Operating temperature from -40°C to +125°C. For -55°C option,

refer to MO2020 and MO2021

Supply voltage of +1.8V or +2.5V to +3.3V

Excellent total frequency stability as low as ±20ppm

Low power consumption of +3.5mA typical at 20 MHz, +1.8V

LVCMOS/LVTTL compatible output

5-pin SOT23-5 package: 2.9mm x 2.8mm

RoHS and REACH compliant, Pb-free, Halogen-free and

Antimony-free

For AEC-Q100 clock generators, refer to MO2024 and MO2025

Industrial, medical, automotive, avionics and other high temper-

ature applications

Industrial sensors, PLC, motor servo, outdoor networking

equipment, medical video cam, asset tracking systems, etc.

Electrical Specifications

Table 1. Electrical Characteristics

All Min and Max limits are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated. Typical values are

at +25°C and nominal supply voltage.

Parameters

Symbol

Min.

Typ.

Max.

Unit

Condition

Frequency Range

Output Frequency Range

1.0

–

110

MHz

Refer to

Table 14

for the exact list of supported frequencies

list of supported frequencies

Frequency Stability and Aging

-20

Frequency Stability

F_stab

-25

-30

-50

-40

+1.62

+2.25

Supply Voltage

Vdd

+2.52

+2.7

+2.97

+2.25

–

Current Consumption

Idd

–

OE Disable Current

I_od

–

Standby Current

I_std

–

Duty Cycle

Rise/Fall Time

Tr, Tf

–

Output High Voltage

VOH

90%

–

+1.8

+2.5

+2.8

+3.0

+3.3

–

+3.8

+3.6

+3.5

–

+2.6

+1.4

+0.6

–

1.0

1.3

1.0

–

+20

+25

+30

+50

+105

+125

+1.98

+2.75

+3.08

+3.3

+3.63

+4.7

+4.5

+4.3

+8.5

+5.5

+4.0

2.0

2.5

3.0

–

ppm

°C

μA

Vdd

No load condition, f = 20 MHz, Vdd = +2.8V, +3.0V or +3.3V

No load condition, f = 20 MHz, Vdd = +2.5V

No load condition, f = 20 MHz, Vdd = +1.8V

Vdd = +2.5V to +3.3V, OE = Low, Output in high Z state.

Vdd = +1.8V, OE = Low, Output in high Z state.

Vdd = +2.8V to +3.3V,

= Low, Output is weakly pulled down

Vdd = +2.5V,

= Low, Output is weakly pulled down

Vdd = +1.8V,

= Low, Output is weakly pulled down

All Vdds

Vdd = +2.5V, +2.8V, +3.0V or +3.3V, 20% - 80%

Vdd =+1.8V, 20% - 80%

Vdd = +2.25V - +3.63V, 20% - 80%

IOH = -4.0 mA (Vdd = +3.0V or +3.3V)

IOH = -3.0 mA (Vdd = +2.8V or +2.5V)

IOH = -2.0 mA (Vdd = +1.8V)

IOL = +4.0 mA (Vdd = +3.0V or +3.3V)

IOL = +3.0 mA (Vdd = +2.8V or +2.5V)

IOL = +2.0 mA (Vdd = +1.8V)

Extended Industrial

Automotive

Inclusive of Initial tolerance at +25°C, 1st year aging at +25°C,

and variations over operating temperature, rated power supply

voltage and load (15 pF ± 10%).

Operating Temperature Range

(ambient)

T_use

Supply Voltage and Current Consumption

LVCMOS Output Characteristics

Output Low Voltage

VOL

–

10%

Vdd

Daishinku Corp.

Rev. 1.01

1389 Shinzaike, Hiraoka-cho, Kakogawa, Hyogo 675-0194 Japan

+81-79-426-3211

www.kds.info

Revised September 29, 2015

Recommended Resources

Basic application circuit of five-terminal adjustable integrated voltage regulator

AC contactor circuit

NOT gate circuit with clamping diode output

Simple 465kHz signal generator

7MHz oscillation circuit

Requesting CD image or compressed file of DE1-SOC training materials: [i=s]This post was last edited by wjdb3 on 2015-6-26 19:42[/i] The corresponding teaching materials in this post [url=https://bbs.eeworld.com.cn/forum.php?mod=viewthread&tid=451000]https://bbs.eeworld...; wjdb3 FPGA/CPLD

Long-term supply of network analyzer HP8753C/8753E/8753D/8714ET/8720ES/8722ES/8752C: 1. Comprehensive tester R&S CMU200 (can test GSM900/1800); Agilent8960 E5515B (can test GSM900/1800/1900/GPRS); Agilnet8960 E5515C (OPT: 002, 003, can test GSM, CDMA); R&S CMD55 (can test 900/1800); R...; sean4444 Test/Measurement

The technology of the fourth generation high-power UPS - transformerless design: The technology of the fourth generation high-power UPS - transformerless design1 Technical development history of transformerless UPS Since the advent of low-power UPS, transformerless UPS design has ...; 安_然 Analog electronics

Cadence 16.5 ESpice Device Model Creation: I want to create a resistor exclusion ESpice Device Model in cadence 16.5. Can any experts tell me how to create it?...; aiangyy123 PCB Design

Data Acquisition Device Based on FPGA: [i=s] This post was last edited by paulhyde on 2014-9-15 08:59 [/i] FPGA-based data logger [[i] This post was last edited by open82977352 on 2009-7-31 11:37 [/i]]...; wangwei20060608 Electronics Design Contest

[Perf-V Evaluation] Exception (interrupt) handling of Hummingbird E203: The entry.S in sirv-e-sdk is related to exceptions (interrupts). To use the interrupt function, you must understand how to write an interrupt handler. The main contents of entry.S are as follows: #inc...; cruelfox FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components