100351FMQB datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> 100351FMQB

100351FMQB: Description100K SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQFP24, CERPACK-24; Categorylogic logic; File Size189KB，11 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

100351FMQB Overview

100K SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQFP24, CERPACK-24

100351FMQB Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	DFP, QFL24,.4SQ
Reach Compliance Code	unknown
Is Samacsys	N
Other features	WITH DUAL CLOCK
series	100K
JESD-30 code	S-GQFP-F24
JESD-609 code	e0
length	9.398 mm
Load capacitance (CL)	3 pF
Logic integrated circuit type	D FLIP-FLOP
Maximum Frequency@Nom-Sup	375000000 Hz
Number of digits	6
Number of functions	1
Number of terminals	24
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	OPEN-EMITTER
Output polarity	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Encapsulate equivalent code	QFL24,.4SQ
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	-4.5 V
Maximum supply current (ICC)	146 mA
propagation delay (tpd)	2.2 ns
Certification status	Not Qualified
Filter level	MIL-STD-883 Class B
Maximum seat height	2.159 mm
surface mount	YES
technology	ECL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	9.398 mm
minfmax	375 MHz
Base Number Matches	1

100351FMQB Related Products

	100351FMQB	100351DM	100351DMQB	100351FM	100351MW8
Description	100K SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQFP24, CERPACK-24	100K SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP24, 0.400 INCH, CERAMIC, DIP-24	100K SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP24, 0.400 INCH, CERAMIC, DIP-24	100K SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQFP24, CERPACK-24	100K SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC, WAFER
package instruction	DFP, QFL24,.4SQ	DIP, DIP24,.4	DIP, DIP24,.4	QFF, QFL24,.4SQ	DIE,
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown
Is Samacsys	N	N	N	N	N
series	100K	100K	100K	100K	100K
JESD-30 code	S-GQFP-F24	R-GDIP-T24	R-GDIP-T24	S-GQFP-F24	X-XUUC-N
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Number of digits	6	6	6	6	6
Number of functions	1	1	1	1	1
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	UNSPECIFIED
encapsulated code	DFP	DIP	DIP	QFF	DIE
Package shape	SQUARE	RECTANGULAR	RECTANGULAR	SQUARE	UNSPECIFIED
Package form	FLATPACK	IN-LINE	IN-LINE	FLATPACK	UNCASED CHIP
propagation delay (tpd)	2.2 ns	2.2 ns	2.2 ns	2.2 ns	2.2 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
surface mount	YES	NO	NO	YES	YES
technology	ECL	ECL	ECL	ECL	ECL
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	FLAT	THROUGH-HOLE	THROUGH-HOLE	FLAT	NO LEAD
Terminal location	QUAD	DUAL	DUAL	QUAD	UPPER
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
minfmax	375 MHz	375 MHz	375 MHz	375 MHz	375 MHz
Base Number Matches	1	1	1	1	1
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	-
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	-
Other features	WITH DUAL CLOCK	WITH DUAL CLOCK; OPTEMP SPECIFIED AS TC	WITH DUAL CLOCK	WITH DUAL CLOCK; OPTEMP SPECIFIED AS TC	-
JESD-609 code	e0	e0	e0	e0	-
Load capacitance (CL)	3 pF	3 pF	3 pF	3 pF	-
Maximum Frequency@Nom-Sup	375000000 Hz	375000000 Hz	375000000 Hz	375000000 Hz	-
Number of terminals	24	24	24	24	-
Output characteristics	OPEN-EMITTER	OPEN-EMITTER	OPEN-EMITTER	OPEN-EMITTER	-
Encapsulate equivalent code	QFL24,.4SQ	DIP24,.4	DIP24,.4	QFL24,.4SQ	-
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
power supply	-4.5 V	-4.5 V	-4.5 V	-4.5 V	-
Maximum supply current (ICC)	146 mA	135 mA	146 mA	135 mA	-
Maximum seat height	2.159 mm	5.72 mm	5.72 mm	2.159 mm	-
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-
Terminal pitch	1.27 mm	2.54 mm	2.54 mm	1.27 mm	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
width	9.398 mm	10.16 mm	10.16 mm	9.398 mm	-

Recommended Resources

Crystal oscillator PCB design considerations

Grain pest detection alarm

Use P228 to make infrared remote control energy-saving lighting lamps

Overflow alarm circuit diagram

Typical energy-saving lamp ballast circuit diagram composed of IR51H420

AC voltage-DC voltage conversion circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components