EEWORLDEEWORLDEEWORLD

Part Number

Search

C1808COG102-180JPB

Description
Ceramic Capacitor, Ceramic, 1000V, 5% +Tol, 5% -Tol, C0G, -/+30ppm/Cel TC, 0.000018uF, 1808,
CategoryPassive components    capacitor   
File Size30KB,2 Pages
ManufacturerVENKEL LTD
Environmental Compliance
Download Datasheet Parametric View All

C1808COG102-180JPB Overview

Ceramic Capacitor, Ceramic, 1000V, 5% +Tol, 5% -Tol, C0G, -/+30ppm/Cel TC, 0.000018uF, 1808,

C1808COG102-180JPB Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid833635781
package instruction, 1808
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.000018 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.65 mm
JESD-609 codee4
length4.57 mm
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance5%
Rated (DC) voltage (URdc)1000 V
seriesC1808(1KV,C0G)
size code1808
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfacePalladium/Silver (Pd/Ag)
width2.03 mm
High Voltage
NP0/C0G:
Class I dielectric;
ultra stable electrical
characteristics over time,
voltage, frequency and
temperature changes.
Low dielectric loss.
SPECIFICATIONS:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
INSULATION RESISTANCE:
-55°C to +125°C
0 ± 30PPM/°C
0 ± 30PPM/°C
0.1% MAX.
>1000 ohms F or 100 G ohms,
whichever is less at 25°C, VDCW.
(The IR at 125°C is 10% of the value at 25°C)
See below
1MHZ ± 50KHZ at 1.0 ± 0.2 Vrms
100 pF, 25°C
1KHZ ± 50HZ at 1.0 ± 0.2 Vrms > 100 pF, 25°C
J,K
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
CAPACITANCE TOLERANCE:
X7R:
Stable Class II dielectric.
SPECIFICATIONS:
OPERATING TEMPERATURE RANGE:
TEMPERATURE COEFFICIENT:
TEMPERATURE VOLTAGE COEFFICIENT:
DISSIPATION FACTOR:
IINSULATION RESISTANCE:
-55°C to +125°C
0 ± 15%∆°C MAX.
X7R not applicable
2.5% MAX.
>1000 ohms F or 100 G ohms,
whichever is less at 25°C, VDCW.
(The IR at 125°C is 10% of the value at 25°C)
See below
1KHz ± 50Hz at 1.0 ± 0.2 Vrms, 25°C
J, K, M
WITHSTANDING VOLTAGE:
TEST PARAMETERS:
CAPACITANCE TOLERANCE:
How To Order
C1206
Series
See Chart
C0G
Temperature
Characteristic
501
101
Capacitance
(pico - Farads)
1st two digits
are significant
followed by number
of zeroes.
101 = 100 pF
R denotes decimal
6R8 = 6.8 pF
J
Tolerance Code:
J = ± 5%
K = ± 10%
M = ± 20%
N
E
Packaging
B = Bulk
E = Embossed Tape
Rated Voltage
1st two digits
are significant,
followed by
number of zeros
201 = 200V
251 = 250V
501 = 500V
601 = 600V
102 = 1000V
202 = 2000V
302 = 3000V
402 = 4000V
502 = 5000V
Termination
Marking
P = Palladium Silver
6 = EIA “J” Code
N = Nickel barrier,
“Leave blank if
Tinned Termination
No Marking”
Standard termination finish for this product
is 100% matte Tin (Sn)
Dielectric Strength is equal to 1.5 times rated voltage (WVDC) for 500 volt capacitors
and 1.2 times (WVDC) for 1,000 through 5,000 volt capacitors. Circuit applications
in excess of 1,000 volts may require a surface coating to prevent external arcing.
All components in this section are RoHS compliant per the EU directives and definitions.
5900 Shepherd Mountain Cove • Austin, TX 78730
Phone: 512 / 794-0081 • Fax: 512 / 794-0087 • Toll Free: 800 / 950-8365
e-mail: sales@venkel.com • www.venkel.com
20
How is the DSP's RF5 framework actually used?
Dear friends, I have never been exposed to dsp, and I came across the RF5 reference framework directly. My goal is to learn how to modify it to develop a program of my own. The theory is confusing, bu...
huj Embedded System
Share fpga information!!
Good information on fpga!...
尧之裔 FPGA/CPLD
The data of STM32 ADC is tampered when using DMA mode
During the recent test, it was found that the data read by STM32 ADC using DMA mode would appear as follows I started to suspect that it was high-frequency interference from external signals. After a ...
littleshrimp stm32/stm8
raw-os has been updated to version 1091
raw-os has been updated to version 1091. Please download it from the official website: http://www.raw-os.org/Download.html. For the revision history, please refer to: https://github.com/jorya/raw-os....
jorya_txj Embedded System
About PLL optimization
I use PLL to generate 6 divided clocks, but only one divided clock can be used at the same time. Quartus optimizes the other unused divided clocks and only routes one clock. Is there any way to preven...
zhenpeng25 FPGA/CPLD
ECG ten electrodes and 12 leads
ECG ten electrodes and 12 leads1. I don't know much about how to obtain electrocardiogram information using ECG. Why is ECG called 12-lead when it only has ten electrodes? What is the relationship bet...
QWE4562009 Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 807  1518  2059  374  2584  17  31  42  8  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号