EEWORLDEEWORLDEEWORLD

Part Number

Search

OC-A870SYZA

Description
Micro-miniature OCXO
File Size39KB,3 Pages
ManufacturerNEL
Websitehttp://www.nelfc.com
Download Datasheet View All

OC-A870SYZA Overview

Micro-miniature OCXO

CRYSTAL OSCILLATORS
OC-X87XXXXX Series
Micro-miniature OCXO
Data Sheet 0635A
Features
Low Cost DIL 14 package
High Vacuum Sealed Crystal
Low Power Consumption (500 mW)
Fast Warm-up Time (2 minutes)
Stratum3 or better Stability
Low Aging < 3 ppm over life
Very Low Phase Noise (-160dBc/Hz TYP)
HCMOS/TTL or Sine-Wave output
8 MHz to 160 MHz Frequencies Available
Voltage Control Optional
0.800 (20.3 mm)
1
7
0.500 (12.7 mm)
Applications
0.300 (7.6 mm)
Telecommunications
Data Communications
Instrumentation
14
0.600 (15.2mm)
8
0.340 (8.7 mm)
0.250 (6.2 mm)
Vcc
Vc
1
14
DUT
7
8
OUTPUT
357 Beloit Street, P.O. Box 457, Burlington, WI 53105-0457 U.S.A. Phone 262/763-3591 FAX 262/763-2881
Email:
nelsales@nelfc.com
www.nelfc.com
Unable to download
When I use JTAG to download 149, a message appears:FATAL ERRORSecurity fuse ××ownSession aborted. I cannot download the program.According to the message, the security fuse is broken. But my 149 is new...
baiyun555 Microcontroller MCU
Design of USB virtual serial port in embedded system
In modern embedded systems, asynchronous serial communication interfaces often appear as standard peripherals in single-chip microcomputers and embedded systems. However, as personal computer general ...
huhgu Embedded System
Help: AGC automatic gain control (please help check if this circuit diagram is correct)
Implementation: Is this diagram of AGC automatic gain control correct? How can I modify it? Please help~~...
绿茶 Analog electronics
[Reprint] Processing of inout signals in Verilog
Original address: Processing of inout signals in Verilog Author: bbccy1. The inout port cannot be assigned a value of reg type and therefore cannot be used in the always statement. 2. Conditional stat...
ming1005 FPGA/CPLD
Does the MAX V series CPLD support PLL?
Does the MAX V series CPLD support PLL? What should I do if it does not support it? I need help from an expert. I am currently using QuartusII 11.0, and it does not show that my 5M80ZE64C5N can use PL...
kimi170 FPGA/CPLD
Circuit principle of constant current charging
[Ask if you don't understand] As shown in the figure below, the top VCC is an output of the secondary side of the transformer, which indicates that the op amp U1A is in overvoltage shutdown mode, and ...
shaorc Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 189  657  1418  1548  2857  4  14  29  32  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号