350-90-146-00-106 datasheet, PDF

Datasheet> All Categories > The connector> The connector> 350-90-146-00-106

350-90-146-00-106: DescriptionBoard Connector, 46 Contact(s), 1 Row(s), Male, Straight, Surface Mount Terminal; CategoryThe connector The connector; File Size194KB，1 Pages; ManufacturerMill-Max; Websitehttps://www.mill-max.com

Download Datasheet Parametric View All

350-90-146-00-106 Overview

Board Connector, 46 Contact(s), 1 Row(s), Male, Straight, Surface Mount Terminal

350-90-146-00-106 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Mill-Max
Reach Compliance Code	compliant
Is Samacsys	N
Other features	STAGGERED CONFIGURATION
Connector type	BOARD CONNECTOR
Contact to complete cooperation	TIN LEAD (200) OVER NICKEL
Contact completed and terminated	TIN LEAD (200) OVER NICKEL
Contact point gender	MALE
Contact material	NOT SPECIFIED
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	350
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	1
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	46
UL Flammability Code	94V-0
Base Number Matches	1

Preview

Download Datasheet

View All

INTERCONNECTS

.018” dia. Pins

Surface Mount Headers and Sockets

Left Hand

Footprint

Series 310, 350

410, 450

Right Hand

Footprint

•

Series 310 and 350

interconnects are

available in single

and double row

form.

•

Single row intercon-

nects having an

even number of pins

are now available

with a left or right

hand footprint.

•

Headers (350 &

450) use MM# 3404

pins. (See page 170 for details)

•

Sockets (310 & 410) use MM# 1005 receptacles and

accept pin diameters from .015-.025. (See page 135

for details)

•

Insulators are high temp. thermoplastic.

Fig. 1

Footprint

Ordering Information

Single Row Header, Left Hand Footprint

Odd or Even # of pins

Fig. 1L

Fig. 2

Left Hand

Footprint

350-XX-1_ _-00-106

Specify # of pins

01-64

Single Row Header, Right Hand Footprint

Even # of pins

Fig. 1R

350-XX-1_ _-00-107

Specify even # of pins

02-64

Double Row Header, Even # of pins

Fig. 2

Right Hand

Footprint

450-XX-2 _ _-00-106

Specify even # of pins

02-72

10µ” Au

200µ”Sn/Pb

SPECIFY PLATING CODE XX=

Pin Plating

Fig. 3

Footprint

Single Row Socket, Left Hand Footprint

Odd or Even # of pins

Fig. 3L

310-XX-1_ _-41-105

Specify # of pins

01-64

Single Row Socket, Right Hand Footprint

Even # of pins

Fig. 3R

310-XX-1_ _-41-107

Specify even # of pins

02-64

Double Row Socket, Even # of pins

Fig. 4

410-XX-2 _ _-41-105

Specify even # of pins

02-72

SPECIFY PLATING CODE XX=

Fig. 4

w w w. m i l l - m a x . c o m

Sleeve (Pin)

Contact (Clip)

200µ” Sn/Pb 200µ”Sn/Pb

30µ” Au

200µ”Sn/Pb

516-922-6000

Recommended Resources

Main wiring circuit diagram of a substation

Homemade simple battery discharge meter circuit diagram

Ucc283, Ucc383 application circuit diagram

Singing tumbler circuit

Meishun ME-308 pure DC current negative feedback type A power amplifier

YN5201 (electric fan) infrared remote control decoding circuit

Hello everyone, does anyone know about the BD1R2K motor driver chip?: As the title says, I disassembled a quadcopter. The words on the motor driver chip on the flight control board are 4824 and BD1R2K. Does anyone know this chip? I can't find it on the Internet. Because...; wudayongnb DIY/Open Source Hardware

40 experiments for beginners of microcontrollers: 40 experiments for beginners of microcontrollers...; yang592886266 MCU

Thank you for being there, thank you for being polite!: Thank you for being there, thank you for being polite! The fourth Thursday of November is Thanksgiving! Although it is a foreign holiday, but with a grateful heart, thank you for all the experiences, ...; okhxyyo Talking

FPGA chip design: It can usually be divided into the following five steps. ( 1 ) Conversion: convert multiple design files and merge them into a design library file. ( 2 ) Mapping: map the logic gates in the netlist in...; dzyjc7 FPGA/CPLD

Visual DSP++ 4.5 code compression (Zlib) problem, please share!!!: Visual DSP++ 4.5 version, its own Zlib (BF531 session) can use L1 compression method to complete the compression of relatively small code. But when the source code is relatively large, it cannot compl...; wangzicc Embedded System

Windows CE 5.0 automatic dialing at startup: How can I enable Windows CE 5.0 to automatically dial through my connection (GPRS) when I start it? That is, how can I open my connection? My connection is newly created, and when I open rnaapp.exe in...; HOUZENGZHAO Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components