EEWORLDEEWORLDEEWORLD

Part Number

Search

B41042A0106M008

Description
CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, NON-POLARIZED, 80V, 10uF, THROUGH HOLE MOUNT, RADIAL LEADED, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size363KB,23 Pages
ManufacturerEPCOS (TDK)
Environmental Compliance  
Download Datasheet Parametric View All

B41042A0106M008 Overview

CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, NON-POLARIZED, 80V, 10uF, THROUGH HOLE MOUNT, RADIAL LEADED, ROHS COMPLIANT

B41042A0106M008 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1432714624
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance10 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
dielectric materialsALUMINUM (WET)
leakage current0.024 mA
Manufacturer's serial numberB41042
Installation featuresTHROUGH HOLE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Package shapeCYLINDRICAL PACKAGE
method of packingAMMO PACK
polarityNON-POLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)80 V
ripple current83.6 mA
surface mountNO
Delta tangent0.08
Terminal shapeWIRE
Single-ended
Aluminum electrolytic capacitors
Series/Type:
B41042
The following products presented in this data sheet are being withdrawn.
Ordering Code
B41042*
Substitute Product
Date of Withdrawal
2013-02-22
Deadline Last Orders
2013-09-30
Last Shipments
2014-03-31
For further information please contact your nearest EPCOS sales office, which will also support you in selecting a suitable substitute. The
addresses of our worldwide sales network are presented at www.epcos.com/sales.
How to use the data in uart to change the square wave
[i=s]This post was last edited by helloboy123 on 2014-6-28 23:09[/i] Hi everyone, I am using msp430 g25553 and I want to write a control program for a robotic arm. p1.1 p1.2 uart interface p1.6 timer ...
helloboy123 Microcontroller MCU
【Design Tools】Use Xilinx FPGA to quickly create memory interface designs
Xilinx FPGAs provide I/O blocks and logic resources that simplify interface design. However, these I/O blocks and additional logic still need to be configured, verified, implemented, and properly conn...
GONGHCU FPGA/CPLD
【Help】FLASH erase problem
I would like to ask the experts, I use msp430f149 as an acquisition storage system, and use its built-in 64KFLASH for storage, but after erasing the FLASH, I found that the program can no longer write...
longxin Microcontroller MCU
Discussion on Configuration Method of ACEX 1K Series CPLD
[b]Abstract[/b]: This paper introduces the configuration methods of ACEX 1K series devices, analyzes and compares several methods, and focuses on the advantages of using configuration devices to confi...
songbo FPGA/CPLD
Design of Three-axis Rigidity Measurement System for Lathe Based on Virtual Instrument
Which sensor to pair with the signal...
慕诗客 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2085  1055  1687  1175  244  42  22  34  24  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号