CD40192BC • CD40193BC Synchronous 4-Bit Up/Down Decade Counter • Synchronous 4-Bit Up/Down Binary
Counter
October 1987
Revised January 1999
CD40192BC • CD40193BC
Synchronous 4-Bit Up/Down Decade Counter •
Synchronous 4-Bit Up/Down Binary Counter
General Description
The CD40192BC and CD40193BC up/down counters are
monolithic complementary MOS (CMOS) integrated cir-
cuits. The CD40192BC is a BCD counter, while the
CD40193BC is a binary counter.
Counting up and counting down is performed by two count
inputs, one being held HIGH while the other is clocked. The
outputs change on the positive-going transition of this
clock.
These counters feature preset inputs that are enabled
when load is a logical “0” and a clear which forces all out-
puts to “0” when it is at logical “1”. The counters also have
carry and borrow outputs so that they can be cascaded
using no external circuitry.
All inputs are protected against damage due to static dis-
charge by clamps to V
DD
and V
SS
.
Features
s
Wide supply voltage range:
s
High noise immunity:
3V to 15V
0.45 V
DD
(typ.)
s
Low power TTL compatibility: Fan out of 2 driving 74L
or 1 driving 74LS
s
Carry and borrow outputs for easy expansion to N-bit by
cascading
s
Asynchronous clear
s
Equivalent to: MM74C192 and MM74C193
Ordering Code:
Order Number
CD40192BCN
CD40193BCN
CD40193BCM
Package Number
N16E
N16E
M16A
Package Description
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram
Pin Assignments for DIP and SOIC
Cascading Packages
Top View
© 1999 Fairchild Semiconductor Corporation
DS005988.prf
www.fairchildsemi.com
CD40192BC • CD40193BC
Block Diagrams
CD40192BC Synchronous 4-Bit Up/Down Decade Counter
CD40193BC Synchronous 4-Bit Up/Down Binary Counter
www.fairchildsemi.com
2
CD40192BC • CD40193BC
Absolute Maximum Ratings
(Note 1)
(Note 2)
DC Supply Voltage (V
DD
)
Input Voltage (V
IN
)
Storage Temperature Range (T
S
)
Power Dissipation (P
D
)
Dual-In-Line
Small Outline
Lead Temperature (T
L
)
(Soldering, 10 seconds)
260°C
(Note 3)
700 mW
500 mW
−0.5
to
+18
V
DC
−0.5
to V
DD
+0.5
V
DC
−65°C
to
+150°C
Recommended Operating
Conditions
(Note 2)
DC Supply Voltage (V
DD
)
Input Voltage (V
IN
)
Operating Temperature Range (T
A
)
CD40192BC, CD40193BC
−40°C
to
+85°C
Note 1:
“Absolute Maximum Ratings” are those values beyond which the
safety of the device cannot be guaranteed. They are not meant to imply
that the devices should be operated at these limits. The “Recommended
Operating Conditions” and Electrical Characteristics tables provide condi-
tions for actual device operation.
Note 2:
V
SS
=
0V unless otherwise specified.
3 to 15 V
DC
0 to V
DD
V
DC
DC Electrical Characteristics
Symbol
I
DD
Parameter
Quiescent Device
Current
V
OL
LOW Level
Output Voltage
V
OH
HIGH Level
Output Voltage
V
IL
LOW Level
Input Voltage
V
IH
HIGH Level
Input Voltage
I
OL
LOW Level Output
Current (Note 4)
I
OH
HIGH Level Output
Current (Note 4)
I
IN
Input Current
Conditions
V
DD
=
5V, V
IN
=
V
DD
or V
SS
V
DD
=
10V, V
IN
=
V
DD
or V
SS
V
DD
=
15V, V
IN
=
V
DD
or V
SS
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5V, V
O
=
0.5V or 4.5V
V
DD
=
10V, V
O
=
1V or 9V
V
DD
=
15V, V
O
=
1.5V or 13.5V
V
DD
=
5V, V
O
=
0.5V or 4.5V
V
DD
=
10V, V
O
=
1V or 9V
V
DD
=
15V, V
O
=
1.5V or 13.5V
V
DD
=
5V, V
O
=
0.4V
V
DD
=
10V, V
O
=
0.5V
V
DD
=
15V, V
O
=
1.5V
V
DD
=
5V, V
O
=
4.6V
V
DD
=
10V, V
O
=
9.5V
V
DD
=
15V, V
O
=
13.5V
V
DD
=
15V, V
IN
=
0V
V
DD
=
15V, V
IN
=
15V
−40°C
Min
Max
20
40
80
0.05
0.05
0.05
4.95
9.95
14.95
1.5
3.0
4.0
3.5
7.0
11.0
0.52
1.3
3.6
−0.52
−1.3
−3.6
−0.3
0.3
3.5
7.0
11.0
0.44
1.1
3.0
−0.44
−1.1
−3.0
4.95
9.95
14.95
Min
+25°C
Typ
Max
20
40
80
0.05
0.05
0.05
+85°C
Min
Max
150
300
600
0.05
0.05
0.05
4.95
9.95
14.95
1.5
3.0
4.0
3.5
7.0
11.0
1.5
3.0
4.0
Units
µA
µA
µA
V
V
V
V
V
V
V
V
V
V
V
V
mA
mA
mA
mA
mA
mA
0.88
2.25
8.8
−0.88
−2.25
−8.8
−10
−5
10
−5
−0.3
0.3
0.36
0.9
2.4
−0.36
−0.9
−2.4
−1.0
1.0
µA
µA
Note 3:
AC Parameters are guaranteed by DC correlated testing.
Note 4:
I
OH
and I
OL
are tested one output at a time.
3
www.fairchildsemi.com
CD40192BC • CD40193BC
AC Electrical Characteristics
Symbol
t
PHL
or t
PLH
Parameter
Propagation Delay Time
from Count Up or
Count Down to Q
t
PHL
or t
PLH
Propagation Delay Time
from Count Up to Carry
t
PHL
or t
PLH
Propagation Delay Time
from Count Down
to Borrow
t
SU
Time Prior to Load
That Data Must
Be Present
t
PHL
Propagation Delay Time
from Clear to Q
t
PLH
or t
PHL
Propagation Delay Time
from Load to Q
t
TLH
or t
THL
Output Transition Time
(Note 3)
Conditions
Min
Typ
250
100
80
120
50
40
120
50
40
100
30
25
130
60
50
300
120
95
100
50
40
2.5
6
7.5
15
5
1
120
35
28
300
120
95
100
40
32
5
10
100
200
80
65
480
190
150
160
65
55
7.5
15
4
10
12.5
Max
400
160
130
200
80
65
200
80
65
160
50
40
220
100
80
480
190
150
200
100
80
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
MHz
µs
µs
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
pF
pF
pF
T
A
=
25
°
C, C
L
=
50 pF, R
L
=
200 k
Ω
, input t
r
=
t
f
=
20 ns, unless otherwise specified.
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
f
CL
Maximum Count Frequency
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
t
rCL
or t
fCL
Maximum Count Rise
or Fall Time
t
WH
, t
WL
Minimum Count Pulse
Width
t
WH
Minimum Clear
Pulse Width
t
WL
Minimum Load
Pulse Width
C
IN
Average Input Capacitance
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
Load and Data
Inputs (A,B,C,D)
Count Up, Count
Down and Clear
C
PD
Power Dissipation Capacity
(Note 5)
Note 5:
C
PD
determines the no load AC power consumption of any CMOS device. For complete explanation, see Family Characteristics application note,
AN-90.
www.fairchildsemi.com
4
CD40192BC • CD40193BC
Timing Diagrams
CD40192BC
Sequence:
1. Clear outputs to zero.
2. Load (preset) to BCD seven.
3. Count up to eight, nine, carry, zero, one and two.
4. Count down to one, zero, borrow, nine, eight and seven.
CD40193BC
Sequence:
1. Clear outputs to zero.
2. Load (preset) to binary thirteen.
3. Count up to fourteen, fifteen, carry, zero, one and two.
4. Count down to one, zero, borrow, fifteen, fourteen and thirteen.
5
www.fairchildsemi.com
京公网安备 11010802033920号
EEWORLD
