EEWORLDEEWORLDEEWORLD

Part Number

Search

NRSH181M6.3V8X16F

Description
CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 35 V, 390 uF, THROUGH HOLE MOUNT
CategoryPassive components   
File Size70KB,3 Pages
ManufacturerNIC
Websitehttps://www.niccomp.com
Download Datasheet Parametric View All

NRSH181M6.3V8X16F Overview

CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, POLARIZED, 35 V, 390 uF, THROUGH HOLE MOUNT

NRSH181M6.3V8X16F Parametric

Parameter NameAttribute value
negative deviation20 %
Minimum operating temperature-40 Cel
Maximum operating temperature105 Cel
positive deviation20 %
Rated DC voltage urdc35 V
Processing package descriptionRADIAL LEAD, ROHS COMPLIANT
each_compliYes
EU RoHS regulationsYes
China RoHS regulationsYes
stateActive
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
capacitance390 µF
dielectric materialsALUMINUM
esr__mohm_29
jesd_609_codee3
leakage_current__ma_.1365
Manufacturer SeriesNRSH
Installation featuresTHROUGH HOLE MOUNT
packaging shapeCYLINDRICAL PACKAGE
Package SizeRadial
cking_methodAMMO PACK
polarityPOLARIZED
ipple_current__ma_1500
seriesNRSH
tangent angle0.12
terminal coatingMATTE TIN
Terminal spacing3.5 mm
Terminal shapeWIRE
diameter8 mm
length20 mm
Miniature Aluminum Electrolytic Capacitors
HIGH TEMPERATURE, EXTENDED LOAD LIFE, RADIAL LEADS, POLARIZED
FEATURES
• IMPROVED ENDURANCE AT HIGH TEMPERATURE
(up to 10,000HRS @ 105°C)
• LOW IMPEDANCE & HIGH RIPPLE CURRENT RATINGS
includes all homogeneous materials
• NEW REDUCED SIZES
NRSH Series
RoHS
Compliant
CHARACTERISTICS
Rated Voltage Range
Capacitance Range
Operating Temperature Range
Capacitance Tolerance
Maximum Leakage Current
After 2 minutes
W.V. (Vdc)
S.V. (Vdc)
C < 1,000µF
C = 1,200µF
C = 1,500µF
C = 2,200µF
C = 2,700µF
Max. Tan
δ
at 120Hz/20°C
C = 3,300µF
C = 3,900µF
C = 4,700µF
C = 5,600µF
C = 6,800µF
C = 8,200µF
Z-25°C/Z+20°C
Low Temperature Stability
Impedance Ratio @ 120Hz
Z-40°C/Z+20°C
Duration
Capacitance
Load Life Test
@ 105°C
Tan
δ
LC
*See Part Number System for Details
6.3 ~ 50VDC
27 ~ 8,200µF
-40°C ~ +105°C
±20% (M)
0.01CV or 3µA whichever is greater
6.3
10
16
25
35
50
8
13
20
32
44
63
0.22
0.19
0.16
0.14
0.12
0.10
0.22
0.19
0.16
0.14
0.12
-
0.22
0.19
0.16
0.14
0.12
-
0.24
0.21
0.18
0.16
0.14
-
0.24
0.21
0.18
0.16
-
-
0.26
0.23
0.20
0.18
-
-
0.26
0.23
0.20
-
-
-
0.28
0.25
0.22
-
-
-
0.30
0.27
-
-
-
-
0.32
0.29
-
-
-
-
0.36
-
-
-
-
-
2
2
2
2
2
2
3
3
3
3
3
3
φ
D = 6.3: 6,000 hours,
φ
D = 8: 8,000 hours,
φ
D = 10>: 10,000 hours
Within ±25% of initial measured value
Less than 200% of specified value
Less than specified value
PART NUMBER SYSTEM
NRSH 561 M 35V 10X20 F
.
RoHS Compliant
Case Size (Dφ x L)
Working Voltage (Vdc)
Tolerance Code (M=20%)
Capacitance Code: First 2 characters
significant, third character is multiplier
Series
®
NIC COMPONENTS CORP.
www.niccomp.com
www.lowESR.com
www.RFpassives.com
www.SMTmagnetics.com
77
How to realize multi-line display with 8X8 LED
When the row line is high and the column line is low, the lights are turned on. How to make sure that there is no interference between lights in different rows in the line-by-line display? Will the co...
yangruizi Embedded System
Why should the PFC bandwidth be controlled at 10~20Hz?
Help, why should the PFC bandwidth be controlled at 10~20Hz? I wonder if any of you can explain this to me, thank you~~...
ohahaha Analogue and Mixed Signal
After using the synchronization chain to handle metastability, there may still be inconsistencies between the input logic and the output logic, right? ? ?
When dealing with metastability, many materials say that using a synchronization chain (multiple D flip-flops) can greatly reduce the problem of metastability. I think its role is to make the input of...
eeleader FPGA/CPLD
AVRJTAG emulator complete home made
Homemade Instructions [url]http://bbs.21ic.com/upfiles/img/20079/200791083935955.pdf[/url] Homemade Schematic [url]http://bbs.21ic.com/upfiles/img/20079/20079108408128.pdf[/url] Bootloader [url]http:/...
njlianjian Microchip MCU
Regarding the use of FPGA language to implement VGA display color bar simulation, it always fails.. Help. There are source programs and simulation screenshots.
library ieee; use ieee.std_logic_1164.all; USE ieee.std_logic_unsigned.all; use ieee.std_logic_arith.all; entity vga isport(reset : in std_logic;clk : in std_logic;vga_hs_control : out std_logic;vga_v...
lxbbd FPGA/CPLD
Question from tny276
[backcolor=rgb(239, 245, 249)]I am a newbie and would like to ask you a question. I want to use TNY276 to make a power supply with 220v input and +5v +12v -12v output, single-ended flyback. The +5v ou...
lhwaizhu Power technology

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2327  1013  1754  1368  212  47  21  36  28  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号