EEWORLDEEWORLDEEWORLD

Part Number

Search

1520A221501K

Description
Passive Delay Line, 1-Func, 10-Tap, True Output, Hybrid, DIP-14
Categorylogic    logic   
File Size54KB,1 Pages
ManufacturerData Delay Devices
Environmental Compliance
Download Datasheet Parametric View All

1520A221501K Overview

Passive Delay Line, 1-Func, 10-Tap, True Output, Hybrid, DIP-14

1520A221501K Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeDIP
package instructionDIP,
Contacts14
Reach Compliance Codecompliant
Is SamacsysN
Other featuresMAX RISE TIME CAPTURED
JESD-30 codeR-XDIP-T14
JESD-609 codee3
Logic integrated circuit typePASSIVE DELAY LINE
Number of functions1
Number of taps/steps10
Number of terminals14
Output impedance nominal value (Z0)500 Ω
Output polarityTRUE
Package body materialUNSPECIFIED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
programmable delay lineNO
Certification statusNot Qualified
surface mountNO
technologyHYBRID
Terminal surfaceTIN
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)220 ns
width7.62 mm
Base Number Matches1
Please advise!
Please advise! How to change the LM358 dual op amp to a single power supply?...
嗜血狼王 Analog electronics
A Brief Analysis of Power Management in Windows 2000
Windows 2000 is a new generation of operating system based on NT core. Win2000 is favored by everyone for its reliable and stable performance, powerful network functions and other advantages. Win2000 ...
zbz0529 Power technology
How to determine the short circuit location when the power supply and ground of the circuit board are short-circuited
A FPGA circuit board was working fine before, but then the 7805 burned out, so I replaced it with a new one. Then VCC and GND were shorted. The integrated blocks on the board were tested and found to ...
sdkhy0808 PCB Design
CPLD and CPU communication problem
I need to use a CPLD from Altera to expand IO and communicate with the CPU. The internal logic of the CPLD is relatively simple, basically combinational logic. The question now is how to determine the...
771235870 FPGA/CPLD
Lei Jun lost the 1 billion bet with Dong Mingzhu. It seems that the typhoon still can't blow up the pigs.
[color=#000][font=-apple-system-font, "][size=19px]Xiaomi Group announced its 2018 annual report on the 19th: Xiaomi achieved revenue of 174.915 billion yuan. So far, the five-year, billion-dollar bet...
高进 Talking
Please tell me what warming means
After my code is compiled, a warming occurs, and the content is as follows: Warning: LATCH primitive "ether_mac:ether_mac|ethermac_recv:recv|fsm_ram_wr_ns.RECV_PRENUM_7327" is permanently enabled. Exc...
zgm1193 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2628  2424  67  866  74  53  49  2  18  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号