1200FG1F50JB3HA datasheet, PDF

1200FG1F50JB3HA: DescriptionStrain Guage Sensor, Gage, -15Psi Min, 0Psi Max, 0.5%, 0.10-5.10V, Cylindrical,; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

1200FG1F50JB3HA Overview

Strain Guage Sensor, Gage, -15Psi Min, 0Psi Max, 0.5%, 0.10-5.10V, Cylindrical,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
Is Samacsys	N
Maximum accuracy(%)	0.5%
shell	STAINLESS STEEL
Nominal offset	0.10V
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output range	0.10-5.10V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	1/4 NPT MALE
Maximum pressure range
Minimum pressure range	-15 Psi
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	DIN 9.4MM W/O MATE
Base Number Matches	1

Newbie asks for advice on PLL: I am using a development board, the device model is Cyclone II: EP2C5Q208C8, the PLL inputs a 30M clock from an external pin, and the output three clocks are set to 30M, 120M, and 180M respectively. T...; fpgalenr FPGA/CPLD

EEWORLD University - Keysight Two-Minute Mentor Season 1: Keysight Two-Minute Mentor Season 1 : https://training.eeworld.com.cn/course/4657Explain acquisition, triggering, coupling, noise, jitter, etc. in simple terms...; 老白菜 Analog electronics

Negative power rails won't go away: [color=#a0522d]Background Negative power rails are used with major IC building blocks such as digital-to-analog converters (DACs), analog-to-digital converters (ADCs), operational amplifiers, and GaAs...; qwqwqw2088 Analogue and Mixed Signal

PIC16F877A AD Conversion: The AD conversion digital tube displays a decreasing value. Unplug the power supply and restart from 4.99 volts. The analog input is connected from the 5V regulator tube on the same board and connecte...; 小灰 Microchip MCU

Discuss FPGA interview questions: Implement a clock generator using Verilog/ VHDL . The requirements are as follows: a . Realize 2-way and 4-way frequency division b . Make the skew of the two output clocks as small as possible c . Af...; eeleader FPGA/CPLD

The Definitive Guide to Visual Studio Code: This book introduces all aspects of Visual Studio Code from the basics to the depth, mainly including the core components of Visual Studio Code, usage tips, advanced applications, plug-in recommendati...; arui1999 Download Centre

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components