1200BG3F01923LA datasheet, PDF

1200BG3F01923LA: DescriptionStrain Guage Sensor, Gage, -15Psi Min, 15Psi Max, 0.5%, 4-20mA, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

1200BG3F01923LA Overview

Strain Guage Sensor, Gage, -15Psi Min, 15Psi Max, 0.5%, 4-20mA, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknown
Is Samacsys	N
Maximum accuracy(%)	0.5%
shell	STAINLESS STEEL
Nominal offset	4MA
Maximum operating temperature	80 °C
Minimum operating temperature	-20 °C
Output range	4-20mA
Output type	ANALOG CURRENT
Package Shape/Form	CYLINDRICAL
port type	PLASTIC NOSE CONE
Maximum pressure range	15 Psi
Minimum pressure range	-15 Psi
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	7 V
Termination type	CABLE
Base Number Matches	1

Simple question in verilog?: reg select; select = !select; //Statement 1 select = ~select; //Statement 2 What is the difference between statement 1 and statement 2, and what are their execution effects?...; zhouhb Embedded System

Does anyone want to sell a development board? If you want a 51 development board, please contact me.: Preferably in the same city....; 10018042021 MCU

How to control the size of the window in the PDA program???: This is my first time using Ce. I am now using EVC to make a single-document program on a PDA. Today I found a problem. After opening the form, even if I control the size of the form, it still display...; CHB1948 Embedded System

Application of I2C bus interface clock chip DS1307 in tank semi-active suspension electronic control unit: Application of I2C bus interface clock chip DS1307 in tank semi-active suspension electronic control unit...; feifei Test/Measurement

Design of Virtual FPGA Logic Verification Analyzer: Design of Virtual FPGA Logic Verification Analyzer With the widespread use of FPGA technology, there is an increasing need for an instrument that can test and verify whether the logic timing of the ci...; aimyself FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components