EEWORLDEEWORLDEEWORLD

Part Number

Search

NREHS101M6.3V16x16F

Description
Miniature Aluminum Electrolytic Capacitors
File Size33KB,2 Pages
ManufacturerNIC
Websitehttps://www.niccomp.com
Download Datasheet View All

NREHS101M6.3V16x16F Overview

Miniature Aluminum Electrolytic Capacitors

Miniature Aluminum Electrolytic Capacitors
HIGH CV, HIGH TEMPERATURE ,RADIAL LEADS, POLARIZED
FEATURES
• EXTENDED VALUE AND HIGH VOLTAGE
• NEW REDUCED SIZES
CHARACTERISTICS
Rated Voltage Range
Capacitance Range
Operating Temperature Range
Capacitance Tolerance
6.3 ~ 50Vdc
100 ~ 10,000µF
-55 ~ +105°C
6.3 ~ 50Vdc
Max. Leakage Current @ 20°C
0.01CV or 3µA
whichever is greater
after 2 minutes
6.3
10
16
25
8.0
13
20
32
0.30 0.26 0.20 0.18
6.3
10
16
25
0.26 0.22 0.18 0.16
0.28 0.24 0.20 0.18
0.30 0.26 0.22 0.20
0.32 0.28 0.24 0.22
0.36 0.32 0.28
-
0.44 0.40
-
-
6.3
10
16
25
4
3
2
2
8
6
4
4
Capacitance Change
Tan
δ
Leakage Current
CV<1,000µF
0.1CV + 40µA (1 min.)
.03CV + 15µA (5 min.)
35
44
0.14
35
0.14
0.16
0.18
-
-
-
35
2
3
50
63
0.12
50
0.12
014
-
-
-
-
50
2
3
NRE-HS Series
RoHS
Compliant
includes all homogeneous materials
*See Part Number System for Details
160 ~ 250Vdc
4.7 ~ 220µF
-40 ~ +105°C
±20%(M)
160 ~ 450Vdc
CV>1,000µF
0.04CV + 100µA (1 min.)
0.02CV + 25µA (5 min.)
450
500
0.25
450
0.25
-
-
-
-
-
450
6
-
350 ~ 450Vdc
1.5 ~ 68µF
-25 ~ +105°C
W.V. (Vdc)
S.V. (Vdc)
C<1,000µF
W.V. (Vdc)
C<1,000µF
Max. Tan
δ
@ 120Hz/20°C
C=2,000µF
C=3,300µF
C=4,700µF
C=6,800µF
C=10,000µF
W.V. (Vdc)
Low Temperature Stability
Z-25°C/Z+20°C
Inpedance Ratio @ 120Hz
Z-40°C/Z+20°C
Load Life Test
at Rated W.V.
+105°C 2,000 Hours
160
200
250
350
400
200
250
300
400
450
0.20
0.20
0.20
0.20
0.20
160
200
250
350
400
0.20
0.20
0.20
0.20
0.20
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
160
200
250
350
400
3
3
3
6
6
-
-
-
-
-
Within ±25% of initial measured value
Less than 200% of specified maximum value
Less than specified maximum value
STANDARD PRODUCT AND CASE SIZE TABLE D
φ
x L (mm)
Working Voltage (Vdc)
Cap.
Code
(µF)
6.3
10
16
25
35
50
100
101
-
-
-
-
-
8x9
150
151
-
-
-
-
8x9
8x9
220
221
-
-
-
8x9
10x9
-
330
331
-
-
8x9
10x9
10x9
-
470
471
8x9
8x9
8x9
10x9
-
12.5x16
680
681
8x9
10x9
10x9 12.5x16 12.5x16 16x16
1000
102
10x9
10x9
-
12.5x16 16x16
16x20
2200
222 12.5x16 12.5x16 16x16
16x20
18x20
18x25
3300
332
16x16
16x16
16x20
18x20
18x25
-
4700
472
18x16
16x20
18x20
18x25
-
-
6800
682
16x20
18x20
18x25
-
-
-
10000 103
18x20
18x25
-
-
-
-
PERMISSIBLE RIPPLE CURRENT
(mA rms AT 120Hz AND 105
o
C)
Cap.
(µF)
100
150
220
330
470
680
1000
2200
3300
4700
6800
10000
6.3
-
-
-
-
270
300
460
770
930
1000
1200
1430
10
-
-
-
-
295
350
460
770
930
1200
1330
1680
Working Voltage (Vdc)
16
25
-
-
-
-
-
240
270
310
310
370
370
640
-
670
930
1100
1200
1200
1330
1490
1680
-
-
-
35
-
250
300
360
-
640
850
1200
1490
-
-
-
50
200
300
-
-
570
710
890
1320
-
-
-
-
PART NUMBER SYSTEM
NREHS 102 M 35V 16X16 F...
RoHS Compliant
Case Size (Dφ x L)
Working Voltage (Vdc)
Tolerance Code (M=20%)
Capacitance Code: First 2 characters
significant, third character is multiplier
Series
Please review the notes on correct use, safety and precautions found on
pages T10
&
T11
of NIC’s
Electrolytic Capacitor catalog.
Also found at
www.niccomp.com/precautions
If in doubt or uncertainty, please review your specific application - process details with
NIC’s technical support personnel:
tpmg@niccomp.com
PRECAUTIONS
®
NIC COMPONENTS CORP.
www.niccomp.com
www.lowESR.com
www.RFpassives.com
91
Has anyone done AD conversion on FPGA?
[font=宋体]I am using AD0804 and wrote the state machine program according to the timing diagram, but the digital tube can't display normally. The numbers either jump or stay at a value. I let it conver...
eeleader FPGA/CPLD
WEBENCH is used in automotive electronics design tools!
[align=left]By Surinder Singh[/color][/url][/align][align=left]When I flew into Fort Myer, Florida, last week, there was a display of classic Ford cars. The nearly 100-year-old Fords on display in the...
qwqwqw2088 Analogue and Mixed Signal
SOCFPGA underlying FPGA data acquisition architecture diagram
[i=s]This post was last edited by yupc123 on 2016-1-18 10:14[/i] SOCFPGA underlying fpga data acquisition architecture diagram, integrating frequency division, level trigger, edge trigger and other fu...
yupc123 FPGA/CPLD
Dear bachelors, do you cook your dinner yourself or eat out?
As the title says, I graduated from college this year and started working. I always felt that eating was a big problem, and it was more comfortable to cook for myself, but after a while I found that i...
lingking Talking
A binary to BCD conversion problem, please analyze it
Convert a binary to BCD code, using the data captured by the logic analyzer, the maximum input data is 189975, and after adding 60000, the maximum is 249975. Usually, this data is constantly changing,...
eeleader FPGA/CPLD
Some questions about using AT to operate GSM Modem to send SMS
When I use AT commands to interact with the modem, I am always worried that if I receive a new SMS status report during this period, will the received data be discarded because the modem needs to resp...
boao Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 487  1414  484  313  923  10  29  7  19  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号