NCP304, NCP305
Voltage Detector Series
The NCP304 and NCP305 series are second generation ultra−low
current voltage detectors. These devices are specifically designed for
use as reset controllers in portable microprocessor based systems
where extended battery life is paramount.
Each series features a highly accurate undervoltage detector with
hysteresis which prevents erratic system reset operation as the
comparator threshold is crossed.
The NCP304 series consists of complementary output devices that
are available with either an active high or active low reset output. The
NCP305 series has an open drain N−Channel output with an active low
reset output.
The NCP304 and NCP305 device series are available in the
SC−82AB package with standard undervoltage thresholds. Additional
thresholds that range from 0.9 V to 4.9 V in 100 mV steps can
be manufactured.
Features
http://onsemi.com
4
1
SC−82AB
SQ SUFFIX
CASE 419C
PIN CONNECTIONS AND
MARKING DIAGRAM
•
•
•
•
•
•
•
•
•
•
Quiescent Current of 1.0
mA
Typical
High Accuracy Undervoltage Threshold of 2.0%
Wide Operating Voltage Range of 0.8 V to 10 V
Complementary or Open Drain Reset Output
Active Low or Active High Reset Output
Pb−Free Packages are Available
GND
4
3 N.C.
xxx M
G
G
Reset
Output
1
2 V
in
(Top View)
Typical Applications
Microprocessor Reset Controller
Low Battery Detection
Power Fail Indicator
Battery Backup Detection
xxx
= Specific Device Code
M
= Date Code
G
= Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering and shipping information in the ordering
information section on page 19 of this data sheet.
NCP304xSQxxT1
Complementary Output Configuration
2
Input
Input
NCP305LSQxxT1
Open Drain Output Configuration
2
1
Reset Output
*
V
ref
1
Reset Output
V
ref
GND
4
4
GND
This device contains 38 active transistors.
This device contains 37 active transistors.
* The representative block diagram depicts active low reset output ‘L’ suffix devices. The comparator
input is interchanged for the active high output ‘H’ suffix devices.
Figure 1. Representative Block Diagrams
©
Semiconductor Components Industries, LLC, 2006
1
May, 2006 − Rev. 18
Publication Order Number:
NCP304/D
NCP304, NCP305
MAXIMUM RATINGS
(Note 1)
Rating
Input Power Supply Voltage (Pin 2)
Output Voltage (Pin 1)
Complementary, NCP304
N−Channel Open Drain, NCP305
Output Current (Pin 1) (Note 2)
Thermal Resistance, Junction−to−Air
Maximum Junction Temperature
Storage Temperature Range
Latchup Performance (Note 3)
Positive
Negative
Symbol
V
in
V
OUT
−0.3 to V
in
+0.3
−0.3 to 12
I
OUT
R
qJA
T
J
T
stg
I
LATCHUP
500
170
70
285
+125
−55 to +150
mA
°C/W
°C
°C
mA
Value
12
Unit
V
V
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. This device series contains ESD protection and exceeds the following tests:
Human Body Model 2000 V per MIL−STD−883, Method 3015.
Machine Model Method 200 V.
2. The maximum package power dissipation limit must not be exceeded.
TJ(max)−TA
PD
+
R
qJA
3. Maximum Ratings per JEDEC standard JESD78.
ELECTRICAL CHARACTERISTICS
(For all values T
A
= 25°C, unless otherwise noted.)
Characteristic
NCP304/5 − 0.9
Detector Threshold (Pin 2, V
in
Decreasing)
Detector Threshold Hysteresis (Pin 2, V
in
Increasing)
Supply Current (Pin 2)
(V
in
= 0.8 V)
(V
in
= 2.9 V)
Maximum Operating Voltage (Pin 2)
Minimum Operating Voltage (Pin 2)
(T
A
= −40°C to 85°C)
Reset Output Current (Pin 1, Active Low ‘L’ Suffix Devices)
N−Channel Sink Current, NCP304, NCP305
(V
OUT
= 0.05 V, V
in
= 0.70 V)
(V
OUT
= 0.50 V, V
in
= 0.85 V)
P−Channel Source Current, NCP304
(V
OUT
= 2.4 V, V
in
= 4.5 V)
Reset Output Current (Pin 1, Active High ‘H’ Suffix Devices)
N−Channel Sink Current, NCP304, NCP305
(V
OUT
= 0.5 V, V
in
= 1.5 V)
P−Channel Source Current, NCP304
(V
OUT
= 0.4 V, V
in
= 0.7 V)
(V
OUT
= GND, V
in
= 0.8 V)
Propagation Delay Input to Output (Figure 2)
I
OUT
1.05
0.011
0.014
2.5
0.04
0.08
−
−
−
ms
V
DET−
V
HYS
I
in
−
−
V
in(max)
V
in(min)
I
OUT
0.01
0.05
1.0
0.05
0.50
2.0
−
−
−
mA
−
−
−
0.8
−
−
0.55
0.65
2.4
3.0
10
0.70
0.80
V
V
mA
0.882
0.027
0.900
0.045
0.918
0.063
V
V
mA
Symbol
Min
Typ
Max
Unit
4. In the case of CMOS Output Type: The time interval between the rising edge of V
DD
input pulse from 0.7 V to (+V
DET
) +2.0 V and output
voltage level becoming to V
DD
/2. In the case of N−Channel Open Drain Output Type: Output pin is pulled up with a resistance of 470 kW
to 5.0 V, the time interval between the rising edge of V
DD
input pulse from 0.7 V to (+V
DET
) +2.0 V and output voltage level becoming to
2.5 V.
http://onsemi.com
2
NCP304, NCP305
ELECTRICAL CHARACTERISTICS
(continued)
(For all values T
A
= 25°C, unless otherwise noted.)
Characteristic
NCP304/5 − 0.9
Complementary Output NCP304 Series
Output Transition, High to Low (Note 4)
Output Transition, Low to High (Note 4)
N−Channel Open Drain NCP305 Series
Output Transition, High to Low (Note 4)
Output Transition, Low to High (Note 4)
NCP304/5 − 1.8
Detector Threshold (Pin 2, V
in
Decreasing)
Detector Threshold Hysteresis (Pin 2, V
in
Increasing)
Supply Current (Pin 2)
(V
in
= 1.7 V)
(V
in
= 3.8 V)
Maximum Operating Voltage (Pin 2)
Minimum Operating Voltage (Pin 2)
(T
A
= −40°C to 85°C)
Reset Output Current (Pin 1, Active Low ‘L’ Suffix Devices)
N−Channel Sink Current, NCP304, NCP305
(V
OUT
= 0.05 V, V
in
= 0.70 V)
(V
OUT
= 0.50 V, V
in
= 1.5 V)
P−Channel Source Current, NCP304
(V
OUT
= 2.4 V, V
in
= 4.5 V)
Reset Output Current (Pin 1, Active High ‘H’ Suffix Devices)
N−Channel Sink Current, NCP304, NCP305
(V
OUT
= 0.5 V, V
in
= 5.0 V)
P−Channel Source Current, NCP304
(V
OUT
= 0.4 V, V
in
= 0.7 V)
(V
OUT
= GND, V
in
= 1.5 V)
Propagation Delay Input to Output (Figure 2)
Complementary Output NCP304 Series
Output Transition, High to Low (Note 4)
Output Transition, Low to High (Note 4)
N−Channel Open Drain NCP305 Series
Output Transition, High to Low (Note 4)
Output Transition, Low to High (Note 4)
NCP304/5 − 2.0
Detector Threshold (Pin 2, V
in
Decreasing)
Detector Threshold Hysteresis (Pin 2, V
in
Increasing)
Supply Current (Pin 2)
(V
in
= 1.9 V)
(V
in
= 4.0 V)
Maximum Operating Voltage (Pin 2)
Minimum Operating Voltage (Pin 2)
(T
A
= −40°C to 85°C)
Reset Output Current (Pin 1, Active Low ‘L’ Suffix Devices)
V
DET−
V
HYS
I
in
−
−
V
in(max)
V
in(min)
I
OUT
−
−
−
0.9
1.1
−
0.55
0.65
2.7
3.3
10
0.70
0.80
V
V
mA
1.960
0.06
2.00
0.10
2.040
0.14
V
V
mA
t
pHL
t
pLH
t
pHL
t
pLH
−
−
−
−
14
15
14
−
−
60
−
100
I
OUT
6.3
0.011
0.525
11
0.04
0.6
−
−
−
ms
V
DET−
V
HYS
I
in
−
−
V
in(max)
V
in(min)
I
OUT
0.01
1.0
1.0
0.05
2.0
2.0
−
−
−
mA
−
−
−
0.8
1.0
−
0.55
0.65
2.4
3.0
10
0.70
0.80
V
V
mA
1.764
0.054
1.80
0.090
1.836
0.126
V
V
mA
t
pHL
t
pLH
t
pHL
t
pLH
−
−
−
−
18
6.0
18
−
−
60
−
100
Symbol
Min
Typ
Max
Unit
4. In the case of CMOS Output Type: The time interval between the rising edge of V
DD
input pulse from 0.7 V to (+V
DET
) +2.0 V and output
voltage level becoming to V
DD
/2. In the case of N−Channel Open Drain Output Type: Output pin is pulled up with a resistance of 470 kW
to 5.0 V, the time interval between the rising edge of V
DD
input pulse from 0.7 V to (+V
DET
) +2.0 V and output voltage level becoming to
2.5 V.
http://onsemi.com
3
NCP304, NCP305
ELECTRICAL CHARACTERISTICS
(continued)
(For all values T
A
= 25°C, unless otherwise noted.)
Characteristic
NCP304/5 − 2.0
N−Channel Sink Current, NCP304, NCP305
(V
OUT
= 0.05 V, V
in
= 0.70 V)
(V
OUT
= 0.50 V, V
in
= 1.5 V)
P−Channel Source Current, NCP304
(V
OUT
= 2.4 V, V
in
= 4.5 V)
Reset Output Current (Pin 1, Active High ‘H’ Suffix Devices)
N−Channel Sink Current, NCP304, NCP305
(V
OUT
= 0.5 V, V
in
= 5.0 V)
P−Channel Source Current, NCP304
(V
OUT
= 0.4 V, V
in
= 0.7 V)
(V
OUT
= GND, V
in
= 1.5 V)
Propagation Delay Input to Output (Figure 2)
Complementary Output NCP304 Series
Output Transition, High to Low (Note 4)
Output Transition, Low to High (Note 4)
N−Channel Open Drain NCP305 Series
Output Transition, High to Low (Note 4)
Output Transition, Low to High (Note 4)
NCP304/5 − 2.7
Detector Threshold (Pin 2, V
in
Decreasing)
Detector Threshold Hysteresis (Pin 2, V
in
Increasing)
Supply Current (Pin 2)
(V
in
= 2.6 V)
(V
in
= 4.7 V)
Maximum Operating Voltage (Pin 2)
Minimum Operating Voltage (Pin 2)
(T
A
= −40°C to 85°C)
Reset Output Current (Pin 1, Active Low ‘L’ Suffix Devices)
N−Channel Sink Current, NCP304, NCP305
(V
OUT
= 0.05 V, V
in
= 0.70 V)
(V
OUT
= 0.50 V, V
in
= 1.5 V)
P−Channel Source Current, NCP304
(V
OUT
= 2.4 V, V
in
= 4.5 V)
Reset Output Current (Pin 1, Active High ‘H’ Suffix Devices)
N−Channel Sink Current, NCP304, NCP305
(V
OUT
= 0.5 V, V
in
= 5.0 V)
P−Channel Source Current, NCP304
(V
OUT
= 0.4 V, V
in
= 0.7 V)
(V
OUT
= GND, V
in
= 1.5 V)
Propagation Delay Input to Output (Figure 2)
Complementary Output NCP304 Series
Output Transition, High to Low (Note 4)
Output Transition, Low to High (Note 4)
N−Channel Open Drain NCP305 Series
Output Transition, High to Low (Note 4)
Output Transition, Low to High (Note 4)
t
pHL
t
pLH
t
pHL
t
pLH
−
−
−
−
12
19
12
−
−
60
−
100
I
OUT
6.3
0.011
0.525
11
0.04
0.6
−
−
−
ms
V
DET−
V
HYS
I
in
−
−
V
in(max)
V
in(min)
I
OUT
0.01
1.0
1.0
0.05
2.0
2.0
−
−
−
mA
−
−
−
0.9
1.1
−
0.55
0.65
2.7
3.3
10
0.70
0.80
V
V
mA
2.646
0.081
2.700
0.135
2.754
0.189
V
V
mA
t
pHL
t
pLH
t
pHL
t
pLH
−
−
−
−
13
15
13
−
−
60
−
100
I
OUT
6.3
0.011
0.525
11
0.04
0.6
−
−
−
ms
0.01
1.0
1.0
0.05
2.0
2.0
−
−
−
mA
Symbol
Min
Typ
Max
Unit
4. In the case of CMOS Output Type: The time interval between the rising edge of V
DD
input pulse from 0.7 V to (+V
DET
) +2.0 V and output
voltage level becoming to V
DD
/2. In the case of N−Channel Open Drain Output Type: Output pin is pulled up with a resistance of 470 kW
to 5.0 V, the time interval between the rising edge of V
DD
input pulse from 0.7 V to (+V
DET
) +2.0 V and output voltage level becoming to
2.5 V.
http://onsemi.com
4
NCP304, NCP305
ELECTRICAL CHARACTERISTICS
(continued)
(For all values T
A
= 25°C, unless otherwise noted.)
Characteristic
NCP304/5 − 2.9
Detector Threshold (Pin 2, V
in
Decreasing)
Detector Threshold Hysteresis (Pin 2, V
in
Increasing)
Supply Current (Pin 2)
(V
in
= 2.8 V)
(V
in
= 4.9 V)
Maximum Operating Voltage (Pin 2)
Minimum Operating Voltage (Pin 2)
(T
A
= −40°C to 85°C)
Reset Output Current (Pin 1, Active Low ‘L’ Suffix Devices)
N−Channel Sink Current, NCP304, NCP305
(V
OUT
= 0.05 V, V
in
= 0.70 V)
(V
OUT
= 0.50 V, V
in
= 1.5 V)
P−Channel Source Current, NCP304
(V
OUT
= 2.4 V, V
in
= 4.5 V)
Reset Output Current (Pin 1, Active High ‘H’ Suffix Devices)
N−Channel Sink Current, NCP304, NCP305
(V
OUT
= 0.5 V, V
in
= 5.0 V)
P−Channel Source Current, NCP304
(V
OUT
= 0.4 V, V
in
= 0.7 V)
(V
OUT
= GND, V
in
= 1.5 V)
Propagation Delay Input to Output (Figure 2)
Complementary Output NCP304 Series
Output Transition, High to Low (Note 4)
Output Transition, Low to High (Note 4)
N−Channel Open Drain NCP305 Series
Output Transition, High to Low (Note 4)
Output Transition, Low to High (Note 4)
NCP304/5 − 3.0
Detector Threshold (Pin 2, V
in
Decreasing)
Detector Threshold Hysteresis (Pin 2, V
in
Increasing)
Supply Current (Pin 2)
(V
in
= 2.87 V)
(V
in
= 5.0 V)
Maximum Operating Voltage (Pin 2)
Minimum Operating Voltage (Pin 2)
(T
A
= −40°C to 85°C)
Reset Output Current (Pin 1, Active Low ‘L’ Suffix Devices)
N−Channel Sink Current, NCP304, NCP305
(V
OUT
= 0.05 V, V
in
= 0.70 V)
(V
OUT
= 0.50 V, V
in
= 1.5 V)
P−Channel Source Current, NCP304
(V
OUT
= 2.4 V, V
in
= 4.5 V)
Reset Output Current (Pin 1, Active High ‘H’ Suffix Devices)
N−Channel Sink Current, NCP304, NCP305
(V
OUT
= 0.5 V, V
in
= 5.0 V)
I
OUT
6.3
11
−
V
DET−
V
HYS
I
in
−
−
V
in(max)
V
in(min)
I
OUT
0.01
1.0
1.0
0.05
2.0
2.0
−
−
−
mA
−
−
−
1.0
1.2
−
0.55
0.65
3.0
3.6
10
0.70
0.80
V
V
mA
2.94
0.09
3.00
0.15
3.06
0.21
V
V
mA
t
pHL
t
pLH
t
pHL
t
pLH
−
−
−
−
12
19
12
−
−
60
−
100
I
OUT
6.3
0.011
0.525
11
0.04
0.6
−
−
−
ms
V
DET−
V
HYS
I
in
−
−
V
in(max)
V
in(min)
I
OUT
0.01
1.0
1.0
0.05
2.0
2.0
−
−
−
mA
−
−
−
0.9
1.1
−
0.55
0.65
2.9
3.5
10
0.70
0.80
V
V
mA
2.842
0.087
2.900
0.145
2.958
0.203
V
V
mA
Symbol
Min
Typ
Max
Unit
4. In the case of CMOS Output Type: The time interval between the rising edge of V
DD
input pulse from 0.7 V to (+V
DET
) +2.0 V and output
voltage level becoming to V
DD
/2. In the case of N−Channel Open Drain Output Type: Output pin is pulled up with a resistance of 470 kW
to 5.0 V, the time interval between the rising edge of V
DD
input pulse from 0.7 V to (+V
DET
) +2.0 V and output voltage level becoming to
2.5 V.
http://onsemi.com
5
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
