1200SGH3001B2NB datasheet, PDF

1200SGH3001B2NB: DescriptionStrain Guage Sensor, Gage, 0Psi Min, 3000Psi Max, 0.5%, 0-10V, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

1200SGH3001B2NB Overview

Strain Guage Sensor, Gage, 0Psi Min, 3000Psi Max, 0.5%, 0-10V, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknown
Maximum accuracy(%)	0.5%
shell	STAINLESS STEEL
Nominal offset	0V
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output range	0-10V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	G1/4 MALE
Maximum pressure range	3000 Psi
Minimum pressure range
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	DIN 9.4MM W/O MATE
Base Number Matches	1

DSP emulator differences: 1. What is the difference between real-time debugging tools and traditional emulators? DSP focuses on data stream processing, while MCU (such as X86, ARM) focuses on event processing. Data streams nee...; Jacktang DSP and ARM Processors

1kHz, 0dB test signal: I saw a question like this online, let's see what everyone thinks: Q: When testing DVD and audio equipment, a test signal is usually used, a 1kHz, 0dB signal. What is the specific definition of this s...; topwon Analog electronics

485 wireless transmission communication module: 485 wireless transmission communication module ZLAN9700/ZLAN9743 LoRa is a cost-effective long-distance wireless communication solution. Compared with GPRS and 4G solutions, LoRa does not require mont...; wzzlin123 51mcu

【Book Collection】Tips on using the new multimeter: ...; wzt Test/Measurement

A personal summary of Verilog grammar rules: Verilog Syntax Rules 1. Verilog is divided into the following four levels:l Low-order switching model: the circuit consists of switches and storage pointsl Logical level description: use and, or, buf,...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components