1200DGH400JB3DB datasheet, PDF

1200DGH400JB3DB: DescriptionStrain Guage Sensor, Gage, 0Psi Min, 4000Psi Max, 0.5%, 1-11V, Cylindrical,; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

1200DGH400JB3DB Overview

Strain Guage Sensor, Gage, 0Psi Min, 4000Psi Max, 0.5%, 1-11V, Cylindrical,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	compliant
Maximum accuracy(%)	0.5%
shell	STAINLESS STEEL
Nominal offset	1V
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output range	1-11V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	1/4 NPT MALE
Maximum pressure range	4000 Psi
Minimum pressure range
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	DIN 9.4MM W/O MATE
Base Number Matches	1

How to generate a trapezoidal waveform using TINA-TI?: How to use TINA-TI to generate a trapezoidal wave? The waveform is as shown in the picture....; qwqwqw2088 Analogue and Mixed Signal

There is a problem with the compilation, please help! Urgent! Urgent!: Error: Node instance "inst" instantiates undefined entity "aab" This is what I encountered after compiling. To explain, the aab module is a component compiled by me using the vhdl language. This sente...; eeleader FPGA/CPLD

C language uses binary tree to parse polynomials and evaluate: It mainly realizes the analysis of polynomial data calculation. If there is a need to make a simple calculator based on a single-chip microcomputer, then it is sufficient.#include stdio.h #include str...; liu583685 stm32/stm8

This UCos: This uCOS has hit me hard. I could barely use it before, but it's getting more and more annoying. Porting a GUI makes me laugh and cry~~~ I have to work harder~~~...; Yehhon Real-time operating system RTOS

Experts please come in, find the greatest common divisor VHDL language program!: VHDL language program to find the greatest common divisor! Urgent, thank you!!...; matin FPGA/CPLD

Ask simple questions: Can an FPGA be made into two unrelated blocks, such as a NIOS core and a combinational logic circuit. Can the two exist at the same time? If so, do they have to share a common clock?...; cafppla FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components