EEWORLDEEWORLDEEWORLD

Part Number

Search

MX29LV400CTMI-55Q

Description
4M X 16 FLASH 3V PROM, 70 ns, PBGA48
Categorystorage   
File Size903KB,68 Pages
ManufacturerMacronix
Websitehttp://www.macronix.com/en-us/Pages/default.aspx
Download Datasheet Parametric View All

MX29LV400CTMI-55Q Overview

4M X 16 FLASH 3V PROM, 70 ns, PBGA48

MX29LV400CTMI-55Q Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals48
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage3.6 V
Minimum supply/operating voltage2.7 V
Rated supply voltage3 V
maximum access time70 ns
Processing package description8 X 6 MM, 1.20 MM HEIGHT, ROHS COMPLIANT, MO-120, TFBGA-48
Lead-freeYes
EU RoHS regulationsYes
stateACTIVE
CraftsmanshipCMOS
packaging shapeRECTANGULAR
Package SizeGRID ARRAY, THIN PROFILE, FINE PITCH
surface mountYes
Terminal formBALL
Terminal spacing0.8000 mm
terminal coatingTIN SILVER COPPER
Terminal locationBOTTOM
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
memory width16
organize4M X 16
storage density6.71E7 deg
operating modeASYNCHRONOUS
Number of digits4.19E6 words
Number of digits4M
Spare memory width8
Memory IC typeFLASH 3V PROM
serial parallelPARALLEL
MX29LV400C T/B
4M-BIT [512K x 8 / 256K x 16] CMOS SINGLE VOLTAGE
3V ONLY FLASH MEMORY
FEATURES
• Extended single - supply voltage range 2.7V to 3.6V
• 524,288 x 8/262,144 x 16 switchable
• Single power supply operation
- 3.0V only operation for read, erase and program
operation
Fully compatible with MX29LV400T/B device
• Fast access time: 55R/70/90ns
• Low power consumption
- 30mA maximum active current
- 0.2uA typical standby current
• Command register architecture
- Byte/word Programming (9us/11us typical)
- Sector Erase (Sector structure 16K-Byte x 1,
8K-Byte x 2, 32K-Byte x1, and 64K-Byte x7)
• Auto Erase (chip & sector) and Auto Program
- Automatically erase any combination of sectors with
Erase Suspend capability
- Automatically program and verify data at specified
address
• Erase suspend/Erase Resume
- Suspends sector erase operation to read data from,
or program data to, any sector that is not being erased,
then resumes the erase
• Status Reply
- Data# Polling & Toggle bit for detection of program
and erase operation completion
• Ready/Busy# pin (RY/BY#)
- Provides a hardware method of detecting program or
erase operation completion
• Sector protection
- Hardware method to disable any combination of
sectors from program or erase operations
- Temporary sector unprotect allows code changes in
previously locked sectors
• CFI (Common Flash Interface) compliant
- Flash device parameters stored on the device and
provide the host system to access
• 100,000 minimum erase/program cycles
• Latch-up protected to 100mA from -1V to VCC+1V
• Boot Sector Architecture
- T = Top Boot Sector
- B = Bottom Boot Sector
• Package type:
- 44-pin SOP
- 48-pin TSOP
- 48-ball CSP (6 x 8mm)
- 48-ball CSP (4 x 6mm)
-
All Pb-free devices are RoHS Compliant
• Compatibility with JEDEC standard
- Pinout and software compatible with single-power
supply Flash
• 20 years data retention
GENERAL DESCRIPTION
The MX29LV400C T/B is a 4-mega bit Flash memory
organized as 512K bytes of 8 bits or 256K words of 16
bits. MXIC's Flash memories offer the most cost-effec-
tive and reliable read/write non-volatile random access
memory. The MX29LV400C T/B is packaged in 44-pin
SOP, 48-pin TSOP and 48-ball CSP. It is designed to be
reprogrammed and erased in system or in standard
EPROM programmers.
The standard MX29LV400C T/B offers access time as
fast as 55ns, allowing operation of high-speed micropro-
cessors without wait states. To eliminate bus conten-
tion, the MX29LV400C T/B has separate chip enable
(CE#) and output enable (OE#) controls.
MXIC's Flash memories augment EPROM functionality
with in-circuit electrical erasure and programming. The
MX29LV400C T/B uses a command register to manage
this functionality. The command register allows for 100%
P/N:PM1155
TTL level control inputs and fixed power supply levels
during erase and programming, while maintaining maxi-
mum EPROM compatibility.
MXIC Flash technology reliably stores memory contents
even after 100,000 erase and program cycles. The MXIC
cell is designed to optimize the erase and programming
mechanisms. In addition, the combination of advanced
tunnel oxide processing and low internal electric fields
for erase and program operations produces reliable cy-
cling. The MX29LV400C T/B uses a 2.7V~3.6V VCC
supply to perform the High Reliability Erase and auto
Program/Erase algorithms.
The highest degree of latch-up protection is achieved
with MXIC's proprietary non-epi process. Latch-up pro-
tection is proved for stresses up to 100 milliamps on
address and data pin from -1V to VCC + 1V.
REV. 1.5, APR. 24, 2006
1
Questions and Answers about RS-232 and RS-485 Interfaces
Data transmission between computers or between computers and terminals can be done by serial communication and parallel communication. Serial communication is widely used because it uses fewer lines a...
aone2008 Industrial Control Electronics
Opto promotes remote monitoring technology in mining industry
[Abstract] Opto is a remote monitoring solution provider, and is currently preparing to promote its technology in the mining industry. The mining industry, like other industrial enterprises, needs wei...
JasonYoo RF/Wirelessly
How to run tcl scripts in Synplify Pro?
Windows system. The version of Synplify Pro is 2013.3, and the license is node locked. I can run individual tcl commands one by one in the command line, but I cannot run the script file containing the...
azzzztec FPGA/CPLD
Convert a circuit block diagram into a circuit schematic in just a few steps
[color=#000][font=sans-serif]Step 1: Draw a circuit diagram based on the working principle of the circuit. This is relatively easy and easier to get online than a circuit diagram. The more specific th...
莫妮卡 Analogue and Mixed Signal
Ask for advice on FPGA download method
I'd like to ask you guys, will there be any problems if I remove the AS interface when using the FPGA board and download the JIC file to EPCS indirectly via JTAG?I saw that many people use it this way...
open82977352 FPGA/CPLD
moto classic PLL. I benefited a lot from watching it.
I hope it will be useful for those who are learning about PLL....
linda_xia Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 49  1478  989  1899  2227  1  30  20  39  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号