ZPSD501B1-12J datasheet, PDF - EEWORLD Datasheet

ZPSD501B1-12J: DescriptionMultifunction Peripheral, CMOS, PQCC68,; CategoryThe embedded processor and controller Microcontrollers and processors; File Size7MB，141 Pages; ManufacturerWaferscale Integration Inc.

Download Datasheet Parametric View All

ZPSD501B1-12J Overview

Multifunction Peripheral, CMOS, PQCC68,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Waferscale Integration Inc.
Reach Compliance Code	unknown
Is Samacsys	N
Maximum access time	1.2e-7 ns
Other features	16K X 16 REPROGRAMMABLE EPROM; GENERAL PURPOSE ZPLD, DECODING ZPLD & PERIPHERAL ZPLD
Address bus width	16
boundary scan	NO
Bus compatibility	8031; 80196; 80196SP; 80186; 68HC11; 68HC16; 68330; 68331; 68340; 68302; 16000; Z80; Z8
maximum clock frequency	35.71 MHz
External data bus width	16
JESD-30 code	S-PQCC-J68
JESD-609 code	e0
Number of I/O lines	40
Number of serial I/Os
Number of terminals	68
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC68,1.0SQ
Package shape	SQUARE
Package form	CHIP CARRIER
power supply	5 V
Certification status	Not Qualified
RAM (number of words)	1000
ROM size (bits)	256 Bits
Maximum standby current	0.00002 A
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
UV erasable	N
Base Number Matches	1

How to make this via in PADS layout?: [i=s]This post was last edited by elec32156 on 2017-12-2 16:04[/i] For a 6-layer first-order board, you can drill holes from layer 1 to layer 2 by pressing L2, or by pressing shift+left mouse button. ...; elec32156 PCB Design

Help: About AD6654: I bought an AD6654/PCBZ evaluation board today. During the test, I encountered several problems. I cannot praise ADI's after-sales service. They were of no help at all. The main problem was that when ...; atomeeworld Embedded System

About the IP core in Quartus: I have two questions: 1. Can the shift register and RAM in the IP core of Quartus realize parallel input and serial output? If so, how to set it up? 2. Where can I find the IP catalog in Quartus 13.0?...; Maxwell_CZH FPGA/CPLD

WINCE multi-open driver problem: I have a question for you. I wrote a multi-user driver, which can be opened by multiple applications at the same time. Each application gets data from the driver in a round-robin manner. I created a B...; ronc2000 Embedded System

How does the task stack in UCOSII save the value of the CPU register?: [size=4]I am just learning UCOS-II, so my question may be a bit difficult. Please help me, I will be grateful. [/size] [size=4] [/size] [size=4]As the title says, when creating a task in UCOS, a funct...; sayato Real-time operating system RTOS

Professor Hu Zhengming, inventor of FinFET technology: [color=#333333]Professor Hu Zhengming, inventor of FinFET technology[/color] [color=#909090]After 2010, the Bulk CMOS process technology that lasted for decades came to an end at 20nm. The FinFET and ...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components