EEWORLDEEWORLDEEWORLD

Part Number

Search

MT5C1008SOJ-20

Description
128K X 8 STANDARD SRAM, 20 ns, CDIP32
Categorystorage   
File Size173KB,17 Pages
ManufacturerAUSTIN
Websitehttp://www.austinsemiconductor.com/
Download Datasheet Parametric View All

MT5C1008SOJ-20 Overview

128K X 8 STANDARD SRAM, 20 ns, CDIP32

MT5C1008SOJ-20 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals32
Maximum operating temperature125 Cel
Minimum operating temperature-55 Cel
Maximum supply/operating voltage5.5 V
Minimum supply/operating voltage4.5 V
Rated supply voltage5 V
maximum access time20 ns
Processing package description0.400 INCH, Ceramic, DIP-32
stateACTIVE
CraftsmanshipCMOS
packaging shapeRectangle
Package SizeIN-line
Terminal formTHROUGH-hole
Terminal spacing2.54 mm
terminal coatingtin lead
Terminal locationpair
Packaging MaterialsCeramic, Metal-SEALED COFIRED
Temperature levelMILITARY
memory width8
organize128K × 8
storage density1.05E6 deg
operating modeASYNCHRONOUS
Number of digits131072 words
Number of digits128K
Memory IC typeStandard memory
serial parallelparallel
SRAM
Austin Semiconductor, Inc.
128K x 8 SRAM
WITH DUAL CHIP ENABLE
AVAILABLE AS MILITARY
SPECIFICATIONS
•SMD 5962-89598
•MIL-STD-883
NC
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ1
DQ2
DQ3
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
MT5C1008
PIN ASSIGNMENT
(Top View)
32-Pin DIP (C, CW)
32-Pin CSOJ (SOJ)
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
V
CC
A15
CE2
WE\
A13
A8
A9
A11
OE\
A10
CE\
DQ8
DQ7
DQ6
DQ5
DQ4
NC
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ1
DQ2
DQ3
V
SS
32-Pin LCC (EC)
32-Pin SOJ (DCJ)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
V
CC
A15
CE2
WE\
A13
A8
A9
A11
OE\
A10
CE\
DQ8
DQ7
DQ6
DQ5
DQ4
FEATURES
High Speed: 12, 15, 20, 25, 35, 45, 55 and 70 ns
Battery Backup: 2V data retention
Low power standby
High-performance, low-power CMOS process
Single +5V (+10%) Power Supply
Easy memory expansion with CE1\, CE2, and OE\
options.
• All inputs and outputs are TTL compatible
32-Pin LCC (ECA)
4 3 2 1 32 31 30
NC
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ1
DQ2
DQ3
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
V
CC
A15
CE2
WE\
A13
A8
A9
A11
OE\
A10
CE\
DQ8
DQ7
DQ6
DQ5
DQ4
OPTIONS
• Timing
12ns access
15ns access
20ns access
25ns access
35ns access
45ns access
55ns access
70ns access
• Package(s)•
Ceramic DIP (400 mil)
Ceramic DIP (600 mil)
Ceramic LCC
Ceramic LCC
Ceramic Flatpack
Ceramic SOJ
Ceramic SOJ
• 2V data retention/low power
MARKING
-12 (contact factory)
-15
-20
-25
-35
-45
-55*
-70*
A7
A6
A5
A4
A3
A2
A1
A0
DQ1
5
6
7
8
9
10
11
12
13
A12
A14
A10
6
NC
V
CC
A15
CE2
32-Pin Flat Pack (F)
29
28
27
26
25
24
23
22
21
WE
\
A13
A8
A9
A11
OE
\
A10
CE1
\
DQ8
14 15 16 17 18 19 20
DQ2
DQ3
V
SS
DQ4
DQ5
DQ6
DQ7
GENERAL DESCRIPTION
The MT5C1008 SRAM employs high-speed, low power
CMOS designs using a four-transistor memory cell, and are
fabricated using double-layer metal, double-layer polysilicon
technology.
For design flexibility in high-speed memory
applications, this device offers dual chip enables (CE1\, CE2)
and output enable (OE\). These control pins can place the
outputs in High-Z for additional flexibility in system design.
All devices operate from a single +5V power supply and all
inputs and outputs are fully TTL compatible.
Writing to these devices is accomplished when write
enable (WE\) and CE1\ inputs are both LOW and CE2 is HIGH.
Reading is accomplished when WE\ and CE2 remain HIGH and
CE1\ and OE\ go LOW. The devices offer a reduced power
standby mode when disabled, allowing system designs to
achieve low standby power requirements.
The “L” version offers a 2V data retention mode, re-
ducing current consumption to 1mA maximum.
C
CW
EC
ECA
F
DCJ
SOJ
L
No. 111
No. 112
No. 207
No. 208
No. 303
No. 501
No. 507
*Electrical characteristics identical to those provided for the 45ns
access devices.
For more products and information
please visit our web site at
www.austinsemiconductor.com
MT5C1008
Rev. 6.5 7/02
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
1
Laobai learns Linux--Analysis of BUG_ON and WARN_ON
BUG_ON and WARN_ON in linux are mainly used for debugging. 1. BUG_ON #define BUG_ON(condition) do { / if (unlikely((condition)!=0)) / BUG(); / } while(0) If you think there is a BUG under this conditi...
白丁 Linux and Android
Use of DSP guidance function
TI's high-speed digital signal processor TMS320C6000 series DSP supports parallel processing and adopts a very long instruction word (VLIW) architecture. It has 8 functional units (two multipliers and...
Aguilera DSP and ARM Processors
Learn FPGA from Teacher Xia (14) When learning FPGA, should I choose Verilog or VHDL?
[flash]http://www.tudou.com/v/zai8jC6r6rg/v.swf[/flash]...
soso FPGA/CPLD
Moderator Chip Coin Reward Announcement in August 2014
[align=left][font=微软雅黑][size=4]According to the EEWORLD moderator rules and moderator operation manual[/size][/font][/align][align=left][url=https://bbs.eeworld.com.cn/thread-370268-1-1.html][font=微软雅...
EEWORLD社区 Suggestions & Announcements
Please give me a datasheet of g2553, both Chinese and English are needed, thank you.
Email: [url=mailto:790912166@qq.com]790912166@qq.com[/url]. Thank you....
沉默胜过白金 Microcontroller MCU
Direct Page Registers
What is a direct page register? I haven't found any explanation for this term online....
hsleung MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1147  2809  279  2185  638  24  57  6  44  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号