530WB395M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530WB395M000DGR

530WB395M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 395MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WB395M000DGR Overview

CMOS/TTL Output Clock Oscillator, 395MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WB395M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	395 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

phono preamplifier

Electronic amusement machine principle circuit diagram

Large range 7~40V to 5VDC-DC step-down circuit diagram

Feedforward compensation method circuit

TOP switch application circuit diagram in switching power supply

Roxy M15M movement protection circuit

Newbie help!: Why can't this program enter the interrupt subroutine? void main() { TMOD=0x01;//Set timer 0 to working mode TH0=(65536-50000)/256; TL0=(65536-50000)%256; EA=1;//Open general interrupt ET0=1;//Open ti...; fjzzfjzz 51mcu

Cyclone V Development Board Trial Report 3 Simple Key Interrupt: [align=left][color=#000000]Last week, Altera released the Quartus II 12.1 design suite. I installed it right away. The new version of the software SDI IP has taken support for Cyclone V to a new level...; guoyuboy FPGA/CPLD

Reading notes of the good book "Operational Amplifier Parameter Analysis and LTspice Application Simulation" 01 cover page: [i=s]This post was last edited by qi777ji on 2021-5-24 11:14[/i]I finally received this book today, thank you EEWORLD! I opened the title page and saw in the preface that the author introduced that th...; qi777ji Analog electronics

ARM design issues: [i=s] This post was last edited by Arcticcoean on 2014-4-1 15:43 [/i] Many TI arm products have power supply sequence problems. How should I choose the power chip in this case? For example, AM387x Sit...; Arcticcoean ARM Technology

About driver address access: The physical address of accessing GPIO is 0x400280000. The driver given in BSP sets the virtual address to 0Xff0000000+0x280000. I don't know why it does this. Besides, this writing is not successful....; jus_ly Embedded System

I don't know if the redemption request was submitted successfully.: [i=s] This post was last edited by Zeng in on 2015-7-21 21:46 [/i] Is there a place where I can check the submission record? I posted this on a weekend night. This is my first redemption. I don't know...; 曾经in Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components