EEWORLDEEWORLDEEWORLD

Part Number

Search

530KC144M000DGR

Description
CMOS/TTL Output Clock Oscillator, 144MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530KC144M000DGR Overview

CMOS/TTL Output Clock Oscillator, 144MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KC144M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency144 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
A comprehensive look at passive component damage
Most electronic equipment failures are caused by damaged components. Other reasons often lead to damage to electronic components. Therefore, it is very important to identify the quality of components ...
fighting Test/Measurement
BeagleBone Hardware Performance Test
!-- 1.Overview This article is about the performance test of the main functional modules of the BeagleBone development board , providing necessary test data and comparison results for hardware develop...
chenzhufly DSP and ARM Processors
Summary of Modelsim simulation usage
Modelsim simulation under ISE can be divided into installing Modelsim directly in ISE by adding libraries, for exampleWhen simulation is needed, select Simulation, and when developing, select Implemen...
eeleader FPGA/CPLD
Has anyone transplanted the RT73 network card driver? Can you share the specific transplantation process?
[i=s] This post was last edited by Erbai Ah Ah on 2016-9-16 18:38 [/i] Has anyone transplanted the RT73 network card driver? Can you share the specific transplantation process? The operating system is...
二白啊啊 Embedded System
Help!!! The ADC12 module of MSP430F5438a cannot collect external voltage
I want to use the voltage that cannot be collected by the ADC12 module of MSP430F5438a, and convert it into current and send it to the computer. The AD code is as follows void adc12_config(void) { //A...
谁是谁的谁 Microcontroller MCU
Summary of GDB remote debugging techniques for helper2416 development board
[p=26, null, left][color=rgb(68, 68, 68)][font=Tahoma,][color=rgb(51, 51, 51)][font=Arial]1. Generate a debuggable program[/font][/color][/font][/color][/p][p=26, null, left][color=rgb(68, 68, 68)][fo...
陌路绝途 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 667  1797  2923  4  2285  14  37  59  1  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号