532AB000191BGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 532AB000191BGR

532AB000191BGR: DescriptionLVPECL Output Clock Oscillator, 672.16271MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size2MB，33 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

532AB000191BGR Overview

LVPECL Output Clock Oscillator, 672.16271MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

532AB000191BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Is Samacsys	N
Other features	IT CAN ALSO OPERATE AT 622.08000 MHZ
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	532
Installation features	SURFACE MOUNT
Nominal operating frequency	672.16271 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

Si532

U A L

R E Q U E N C Y

R Y S TA L

S C I L L A T O R

(XO )

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

Two selectable output frequencies

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si532 dual frequency XO utilizes Silicon Laboratories’ advanced

DSPLL

circuitry to provide a low jitter clock at high frequencies. The Si532 is

available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is

required for each output frequency, the Si532 uses one fixed crystal

frequency to provide a wide range of output frequencies. This IC based

approach allows the crystal resonator to provide exceptional frequency

stability and reliability. In addition, DSPLL clock synthesis provides superior

supply noise rejection, simplifying the task of generating low jitter clocks in

noisy environments typically found in communication systems. The Si532 IC

based XO is factory configurable for a wide variety of user specifications

including frequency, supply voltage, output format, and temperature stability.

Specific configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

CLK–

CLK+

(LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

(CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

Rev. 1.0 7/06

Si532

Recommended Resources

Zero-crossing detector circuit diagram C

Double closed-loop speed control system (single-phase bridge rectifier circuit)

614-A2 (1kVA) AC voltage regulator circuit

555 Electronic Scarecrow Circuit

The simplest douluo motor speed regulating circuit

High input integrated regulated power supply circuit 2

How to prevent jitter when counting with a button through INT0 interrupt?: [font=Verdana]Use INT0 interrupt, count with a key (i.e. press the key once, interrupt once, number increases by 1), and then complete different tasks according to the value of the counter. But someti...; rjx Microchip MCU

How to install packs offline in keil5.16: Why is the device empty in the keil5.6 I installed?...; 郑伊健 ARM Technology

Please advise on stm32CAN: I'm working on CAN communication of stm32 recently. I found that the communication is normal in self-test mode, but the peripheral node can receive data. After changing to normal mode, the peripheral ...; chen13770960 stm32/stm8

4-20mA current output design: The current signal output by instruments and sensors is mostly 4-20mA. Why is it 4-20mA? Because 4-20mA sensors are mostly two-wire systems, that is, the signal line and the power line share two wires...; Jacktang Analogue and Mixed Signal

In the introduction to the DCDC chopper principle, why is it said that the inductor current changes linearly?: In the introduction to the principle of DCDC DC chopper, why is it said that the inductor current changes linearly with the external voltage, and then the inductor voltage is said to be stable rather ...; liwenxuan001 Power technology

Inter-thread synchronization method: event set: In embedded real-time kernels, an event is a mechanism that indicates that a predefined system event has occurred. The event mechanism is used for synchronization between tasks and between tasks and I...; ffxz Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components