EEWORLDEEWORLDEEWORLD

Part Number

Search

532AB000256BG

Description
LVPECL Output Clock Oscillator, 693.483MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size2MB,33 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

532AB000256BG Overview

LVPECL Output Clock Oscillator, 693.483MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

532AB000256BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Is SamacsysN
Other featuresIT CAN ALSO OPERATE AT 690.56920 MHZ
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number532
Installation featuresSURFACE MOUNT
Nominal operating frequency693.483 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
Si532
D
U A L
F
R E Q U E N C Y
C
R Y S TA L
O
S C I L L A T O R
(XO )
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
FS
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si532 dual frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si532 is
available with any-rate output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si532 uses one fixed crystal
frequency to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The Si532 IC
based XO is factory configurable for a wide variety of user specifications
including frequency, supply voltage, output format, and temperature stability.
Specific configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
CLK–
CLK+
(LVDS/LVPECL/CML)
FS
OE
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
(CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
FS
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si532
How important is Datasheet in your mind when doing design?
[font=微软雅黑]When I was chatting with my cat today, the following situation occurred: [/font][code] An electronic business department in Chongqing: I don’t know what you mean by datasheet. We don’t have...
soso Integrated technical exchanges
Switching Power Supply
Switching Power Supply...
平行缘分 FPGA/CPLD
Thermal drift of op amp
The input of the front stage is a 4-20mA current signal, which forms a sampling voltage on a 200Ω resistor, and then goes to AD after R224. Except for the R237 resistor, the other resistors are all 1%...
阿cat Analog electronics
[Learning experience DLP] DLP has realized the new generation of automotive head-up display system
[Introduction] Texas Instruments DLP technology enables a new generation of efficient, full-color, large-field-of-view automotive head-up display (HUD) systems with augmented reality capabilities. The...
Sur TI Technology Forum
Power amplifier circuit sharing
[i=s] This post was last edited by paulhyde on 2014-9-15 09:28 [/i] Everyone take a look and share it...
zlove1990 Electronics Design Contest
Doubts about active clamping knowledge
The main circuit topology of the switching power supply adopts a single-ended forward converter, and the control chip uses TOP Switch-GX. In the reset circuit design, the relevant books say that if TO...
li4717401 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 566  2830  1159  2493  1375  12  57  24  51  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号