531PB55M0000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531PB55M0000BG

531PB55M0000BG: DescriptionCMOS Output Clock Oscillator, 55MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531PB55M0000BG Overview

CMOS Output Clock Oscillator, 55MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531PB55M0000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	55 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Phase detection circuit

Keyboard-display interface circuit

Homemade high-fidelity fever HI-FI amplifier 04

CW6163 ordinary lathe electrical schematic circuit

Provides a stable bias power supply example circuit diagram

Input method of tube input voltage amplifier

【Automobile Engine Real-time Vibration Tracker】#1 Project Software Development Environment and Hardware Analysis: [i=s]This post was last edited by Beifang on 2021-6-23 15:43[/i]Project software development environment and hardware analysis 1. We would like to thank ON Semiconductor and Avnet IoT Innovation Desig...; 北方 onsemi and Avnet IoT Innovation Design Competition

Today at 10 am [Live Broadcast] Microchip [How to Make Full Use of Zero-Drift Operational Amplifiers]: [color=#ff0000][b]Live broadcast time: 10:00-11:30 am, June 12, 2018 (Tuesday) [/b][/color] [b]Live broadcast topic: [/b] As the demand for high-precision operational amplifiers increases, the use of ...; EEWORLD社区 Analog electronics

Twenty simple ways to understand each other: 1. People with bad teeth usually have good tempers. On the contrary, people with sharp teeth usually have bad tempers. Zhang Fei is an example. 2. People who promise to do something for you usually fa...; shuangshumei Talking

Award-winning live broadcast | MPS inductor solutions help better switching power supply design: Sign up for live broadcastLive broadcast time: December 3, 2020 (Thursday) 10:00-11:30 am Live Topic: MPS inductor solutions help better switching power supply design Live content:Switching power supp...; dancerzj Power technology

The library function GPIO_PinAFConfig of stm32l151 causes spi1 to be configured to PA5-6-7 incorrectly: [backcolor=rgb(239, 245, 249)]When using STm32L151RCT6, PA5, 6, 7 as the interface of SPI1, there is a problem when using the GPIO_PinAFConfig() function. // GPIO_PinAFConfig(GPIOA,GPIO_Pin_5,GPIO_AF_...; hugo0chen stm32/stm8

usb message format!!: What is the USB message format?...; zzqbruce Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components