531GA138M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531GA138M000BGR

531GA138M000BGR: DescriptionCMOS Output Clock Oscillator, 138MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531GA138M000BGR Overview

CMOS Output Clock Oscillator, 138MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531GA138M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	138 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Schematic diagram of motor full-wave energy consumption braking control circuit

AC power supply non-stop switching circuit using transistors a

Large range 7~40V to 5VDC-DC step-down circuit diagram

555 touch mode bicycle "please give way" speech bell circuit

High voltage pulse generator circuit

pulse keyed ring oscillator

Share: Selection scheme for active balancing of multiple groups of lithium iron phosphate batteries: [i=s]This post was last edited by qwqwqw2088 on 2018-12-19 14:40[/i] [size=4][b]Question: [color=#555555][font="]We are working on a solar power collection system and need an efficient active balancin...; qwqwqw2088 Energy Infrastructure?

Is there anyone in the forum who needs a PLC? Siemens in stock: I saw this on another forum. I'm looking to see if anyone in our forum needs it. I don't know much about this and don't know if the price is worth it.Model 214 PLC relay model 214 PLC transistor model...; wanghongyang Buy&Sell

[Ateli Development Board AT32F421 Evaluation] -TEST05 ADC+CFFT_1024 System Test Report: [i=s]This post was last edited by Gen_X on 2021-5-14 08:42[/i]Sorry: Due to my lack of knowledge of typeset, the text is a bit long. Please see the attachment for the specific test report, which also ...; Gen_X Domestic Chip Exchange

Where can I rent an FPGA development board? Thanks in advance! ! ! ! ! !: Where can I rent an FPGA development board? Thanks in advance! ! ! ! ! !...; shancjb FPGA/CPLD

MP3+radio+digital photo frame+e-book data sharing: After a period of hard work, I finally finished this little thing. However, it is not ideal for several reasons:1. There is no Chinese character library. If it is used in an SD card, it will be very t...; zhaojun_xf NXP MCU

Introduction to differential protection: Differential protection (longitudinal differential protection) mainly measures whether there is a problem with the stator between the turns of the motor. There are two ways to protect the motor: 1. Ba...; eeleader Industrial Control Electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components