EEWORLDEEWORLDEEWORLD

Part Number

Search

DPSD16MX64RW-12CT

Description
Synchronous DRAM Module, 16MX64, CMOS, DIMM-168
Categorystorage    storage   
File Size63KB,2 Pages
ManufacturerB&B Electronics Manufacturing Company
Download Datasheet Parametric Compare View All

DPSD16MX64RW-12CT Overview

Synchronous DRAM Module, 16MX64, CMOS, DIMM-168

DPSD16MX64RW-12CT Parametric

Parameter NameAttribute value
MakerB&B Electronics Manufacturing Company
Parts packaging codeDIMM
package instruction,
Contacts168
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
access modeFOUR BANK PAGE BURST
Other featuresAUTO REFRESH
JESD-30 codeR-XDMA-N168
memory density1073741824 bit
Memory IC TypeSYNCHRONOUS DRAM MODULE
memory width64
Number of functions1
Number of ports1
Number of terminals168
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16MX64
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal locationDUAL
Base Number Matches1

DPSD16MX64RW-12CT Related Products

DPSD16MX64RW-12CT DPSD16MX64RW-12C DPSD16MX64RW-10CT DPSD16MX64RW-10C
Description Synchronous DRAM Module, 16MX64, CMOS, DIMM-168 Synchronous DRAM Module, 16MX64, CMOS, DIMM-168 Synchronous DRAM Module, 16MX64, CMOS, DIMM-168 Synchronous DRAM Module, 16MX64, CMOS, DIMM-168
Parts packaging code DIMM DIMM DIMM DIMM
Contacts 168 168 168 168
Reach Compliance Code unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99
access mode FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST
Other features AUTO REFRESH AUTO REFRESH AUTO REFRESH AUTO REFRESH
JESD-30 code R-XDMA-N168 R-XDMA-N168 R-XDMA-N168 R-XDMA-N168
memory density 1073741824 bit 1073741824 bit 1073741824 bit 1073741824 bit
Memory IC Type SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE SYNCHRONOUS DRAM MODULE
memory width 64 64 64 64
Number of functions 1 1 1 1
Number of ports 1 1 1 1
Number of terminals 168 168 168 168
word count 16777216 words 16777216 words 16777216 words 16777216 words
character code 16000000 16000000 16000000 16000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C
organize 16MX64 16MX64 16MX64 16MX64
Package body material UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V
surface mount NO NO NO NO
technology CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal form NO LEAD NO LEAD NO LEAD NO LEAD
Terminal location DUAL DUAL DUAL DUAL
Maker B&B Electronics Manufacturing Company B&B Electronics Manufacturing Company - B&B Electronics Manufacturing Company
Base Number Matches 1 1 1 -
Infrared remote control multi-channel lamps
Infrared remote control multi-channel lamp circuit, can be used for fluorescent lamp electronic ballast remote control. This is the circuit diagram of the infrared transmitter. 500) {this.resized=true...
zbz0529 Power technology
Verifying complex ASICs through FPGA prototyping
[table=98%][tr][td=2,1,690][table=98%][tr][td]Process technology has been developing at an uninterrupted pace and has reached the 65nm stage. Advanced process technology also allows complex designs wi...
程序天使 FPGA/CPLD
Questions about DSP and FPGA sharing SDRAM!
I plan to use AD+6713+FPGA+SDRAM on a processing board.I want to store AD data in SDRAM through FPGA, and then 6713 goes to SDRAM to fetch data for processing.FPGA and DSP share SDRAM memory (through ...
emaster DSP and ARM Processors
[color=#FF0000]Urgent!!!!!! How can I open a video file in .m4c format?[/color]
[color=#FF0000]Urgent!!!!!! How can I open a video file in .m4c format?[/color]...
milanmaldini Embedded System
How to write Verilog to calculate the amplitude and angle of a complex signal?
As the title says, if a complex number is A=x + yj, how do I find the amplitude r and the angle Sita? Thanks...
eeleader-mcu FPGA/CPLD
Protel_DXP_2004—Classic Tutorial
Protel_DXP_2004—Classic tutorial, really classic...
霖笑 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1620  1648  2487  2619  2678  33  34  51  53  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号