EEWORLDEEWORLDEEWORLD

Part Number

Search

DP5Z2MX8PAY-90B

Description
Flash, 2MX8, 90ns, SLCC-48
Categorystorage    storage   
File Size633KB,25 Pages
ManufacturerTwilight Technology Inc.
Download Datasheet Parametric View All

DP5Z2MX8PAY-90B Overview

Flash, 2MX8, 90ns, SLCC-48

DP5Z2MX8PAY-90B Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerTwilight Technology Inc.
Parts packaging codeQMA
package instructionQCCN, LCC48,.5X.87
Contacts48
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Is SamacsysN
Maximum access time90 ns
Data pollingYES
JESD-30 codeR-XQMA-N48
memory density16777216 bit
Memory IC TypeFLASH
memory width8
Number of functions1
Number of departments/size32
Number of terminals48
word count2097152 words
character code2000000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize2MX8
Package body materialUNSPECIFIED
encapsulated codeQCCN
Encapsulate equivalent codeLCC48,.5X.87
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Programming voltage5 V
Certification statusNot Qualified
ready/busyYES
Filter levelMIL-STD-883
Department size64K
Maximum standby current0.000005 A
Maximum slew rate0.06 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
switch bitYES
typeNOR TYPE
write protectHARDWARE
Base Number Matches1
16 Megabit FLASH EEPROM
DP5Z2MX8PAnY
PRELIMINARY
DESCRIPTION:
The DP5Z2MX8PAnY “SLCC” devices are a revolutionary new memory
subsystem using Dense-Pac Microsystems’ ceramic Stackable Leadless Chip
Carriers (SLCC). Available unleaded, straight leaded, “J” leaded, gullwing
leaded packages, or mounted on a 50-pin PGA co-fired ceramic substrate.
The Device packs 16-Megabits of FLASH EEPROM in an area as small as
0.463 in2 while maintaining a total height as low as 0.171 inches.
The DP5Z2MX8PAnY is a 2 Meg x 8 FLASH EEPROM based memory module.
Each SLCC is hermetically sealed making the module suitable for commercial,
industrial and military applications.
By using SLCCs, the “Stack” family of modules offer a higher board density
of memory than available with conventional through-hole, surface mount or
hybrid techniques.
DP5Z2MX8PAY3
DP5Z2MX8PAH3
FEATURES:
Organization: 2 Meg x 8
Fast Access Times: 70*, 90, 120, 150ns (max.)
* V
DD
= 5.0V
±
5%
Single 5.0 Volt Power Supply
High-Density Symmetrically Blocked Architecture
- 32 Uniform Sectors of 64 Kbytes Each
Extended Cycling Capability
- 100,000 Write/Erase Cycles per Sector
Automated Erase and Program Cycles
- Command User Interface
- Status Register
DP5Z2MX8PAJ3
SRAM-Compatible Write Interface
Hardware Data Protection Feature
Packages Available:
DP5Z2MX8PAY
DP5Z2MX8PAIY
DP5Z2MX8PAHY
DP5Z2MX8PAJY
DP5Z2MX8PAA3
- Erase / Write Lockout during Power Transitions
48 - Pin SLCC
48 - Pin Straight Leaded SLCC
48 - Pin Gullwing Leaded SLCC
48 - Pin J Leaded SLCC
50 - Pin PGA Dense-SLCC
DP5Z2MX8PAA3
DP5Z2MX8PAI3
30A161-A1
Rev. A
This document contains information on a product under consideration for
development at Dense-Pac Microsystems, Inc. Dense-Pac reserves the right
to
c
hange or discontinue information on this product without prior notice.
1
The DSP C source code generated by Matlab runs fine in the Flash boot mode of C6713B
[align=left][color=#000]As the title says, please help me. [/color][/align] [align=left][color=#000]The experimental background is as follows: [/color][/align][align=left][color=#000]1. Link CCS3.3 th...
ChenBiao DSP and ARM Processors
FPGA Engineer Interview Questions Collection-1
1. What is the difference between synchronous circuits and asynchronous circuits? (Shilan Microelectronics) 2. What are synchronous logic and asynchronous logic? (Hanwang written test) Synchronous log...
unbj FPGA/CPLD
With the configuration parameter table, can AT commands be customized?
Can I customize AT commands to the form of AT_PanID, AT_TarNetAddr, AT_LocNetAddr?...
linee RF/Wirelessly
PB compiler error reinstallation still cannot solve
1 NOPASS0=1' BUILD: Exec of 'NMAKE.EXE -i -c BUILDMSG=Stop. NTTEST= UMTEST= NOLINK=1 NOPASS0=1' failed - errno = 0 Compiling c:\wince420\platform\geode\kernel\hal directory ******************** 'NMAKE...
在路上yifei Embedded System
(Solved) Question about the circuit for expanding external data storage of MCS-51 microcontroller
Please help me. How do I solve this problem? Can you help me solve it? [[i] This post was last edited by eriwan on 2013-10-21 10:59 [/i]]...
eriwan 51mcu
What is the difference between uniform block and boot block?
I am a newbie who just started working. I would like to ask what is the difference between the uniform block and the boot block in the ST Flash memory chip? What is the difference between the two in t...
乐乐疯狂中 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 302  916  2144  1285  1739  7  19  44  26  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号