EEWORLDEEWORLDEEWORLD

Part Number

Search

CY7C456-14JCT

Description
FIFO, 1KX18, 10ns, Synchronous, CMOS, PQCC52, PLASTIC, LCC-52
Categorystorage    storage   
File Size372KB,23 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric View All

CY7C456-14JCT Overview

FIFO, 1KX18, 10ns, Synchronous, CMOS, PQCC52, PLASTIC, LCC-52

CY7C456-14JCT Parametric

Parameter NameAttribute value
MakerCypress Semiconductor
Parts packaging codeLCC
package instructionQCCJ,
Contacts52
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
Maximum access time10 ns
Other featuresRETRANSMIT
period time14 ns
JESD-30 codeS-PQCC-J52
length19.1262 mm
memory density18432 bit
memory width18
Number of functions1
Number of terminals52
word count1024 words
character code1000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize1KX18
Output characteristics3-STATE
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Package shapeSQUARE
Package formCHIP CARRIER
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
width19.1262 mm
Base Number Matches1
57
CY7C455
CY7C456
CY7C457
512 x 18, 1K x 18, and 2K x 18 Cascadable
Clocked FIFOs with Programmable Flags
Features
• High-speed, low-power, first-in first-out (FIFO)
memories
• 512 x 18 (CY7C455)
• 1,024 x 18 (CY7C456)
• 2,048 x 18 (CY7C457)
• 0.65 micron CMOS for optimum speed/power
• High-speed 83-MHz operation (12 ns read/write cycle
time)
• Low power — I
CC
=90 mA
• Fully asynchronous and simultaneous read and write
operation
• Empty, Full, Half Full, and programmable Almost Empty
and Almost Full status flags
• TTL compatible
• Retransmit function
• Parity generation/checking
• Output Enable (OE) pins
• Independent read and write enable pins
• Center power and ground pins for reduced noise
• Supports free-running 50% duty cycle clock inputs
• Width Expansion Capability
• Depth Expansion Capability
• 52-pin PLCC and 52-pin PQFP
Functional Description
The CY7C455, CY7C456, and CY7C457 are high-speed,
low-power, first-in first-out (FIFO) memories with clocked read
and write interfaces. All are 18 bits wide. The CY7C455 has a
512-word memory array, the CY7C456 has a 1,024-word
memory array, and the CY7C457 has a 2,048-word memory
array. The CY7C455, CY7C456, and CY7C457 can be cas-
caded to increase FIFO depth. Programmable features in-
clude Almost Full/Empty flags and generation/checking of par-
ity. These FIFOs provide solutions for a wide variety of data
buffering needs, including high-speed data acquisition, multi-
processor interfaces, and communications buffering.
These FIFOs have 18-bit input and output ports that are con-
trolled by separate clock and enable signals. The input port is
controlled by a free-running clock (CKW) and a write enable
pin (ENW).
Logic Block Diagram
D
0 – 17
Pin Configurations
PLCC
Top View
V
CC
V
CC
(N)
D
3
D
4
D
5
D
6
D
7
D
8
V
SS
D
9
D
10
D
11
D
12
INPUT
REGISTER
CKW
ENW
PARITY
WRITE
CONTROL
FLAG/PARITY
PROGRAM
REGISTER
7 6 5 4 3 2 1 52 51 50 49 48 47
D
2
D
1
D
0
XI
HF
ENW
E/F
CKW
PAFE/XO
HF
E/F
XO/PAFE
Q
0
Q
1
Q
2
Q
3
8
9
10
11
12
13
14
15
16
17
18
19
20
46
45
44
43
42
41
40
39
38
37
36
35
34
29 30 31 32 33
Q
11
Q
12
Q
13
Q
14
c455-2
D
13
D
14
D
15
D
16
D
17
FL/RT
MR
CKR
ENR
OE
Q
17
/PG2/PE2
Q
16
Q
15
FLAG
LOGIC
RAM
ARRAY
512 x 18
1024 x 18
2048 x 18
7C455
7C456
7C457
WRITE
POINTER
MR
FL/RT
XI
RESET
LOGIC
READ
POINTER
21 22 23 24 25 26 27 28
Q
4
Q
5
Q
6
Q
7
Q
8
/PG1/PE1
V
SS
c455-1
EXPANSION
LOGIC
THREE–STATE
OUTPUT REGISTER
OE
Q
0 – 7
, Q
8
/PG1/PE1
Q
9– 16
, Q17/PG2/PE2
READ
CONTROL
RETRANSMIT
LOGIC
CKR
ENR
Cypress Semiconductor Corporation
Document #: 38-06003 Rev. *A
3901 North First Street
San Jose
CA 95134 • 408-943-2600
Revised December 26, 2002
V
SS
(N)
Q
9
Q
10
Under what circumstances would you look at the source code provided by TI?
[size=4][color=#000000]At first, I didn’t feel anything when reading the manual, so I went to read the code (and found it even less interesting), mainly because the register definitions were not clear...
wstt Microcontroller MCU
Make a suggestion about the download center
It is recommended to organize the commonly used tool software categories in the download center, or to create an index interface to provide installation packages of various tool software for everyone ...
okhxyyo Suggestions & Announcements
Urgent! How is the market of Southwest electronics industry? XDJMs, please give me some suggestions
The scale of the (Chengdu) Electronics Show in early September is said to be nearly 500. Our two main competitors are participating for the first time. Our boss wants to participate, but in fact, we c...
板上人生 MCU
Is the forum exchange activity suspended?
I stayed at home due to the epidemic. I submitted an application for forum coins exchange at the weekend, but there was no response. Is it because of the epidemic? Or was the event temporarily cancell...
anananjjj Talking
Video of Glowing Bubble Clock
I spent a lot of effort uploading the video of the luminous bubble clock to Youku to share it with everyone.Light-up Bubble Clock Using ESP8266...
dcexpert DIY/Open Source Hardware
Is it possible to define a macro within a macro? Can you give an example?
Is it possible to define a macro within a macro? Can you give an example?...
xboy3721 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2300  1461  1963  2310  1641  47  30  40  34  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号