EEWORLDEEWORLDEEWORLD

Part Number

Search

DSP96002FE60

Description
32-BIT, 60MHz, OTHER DSP, CQFP240, CERAMIC, QFP-240
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size696KB,111 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

DSP96002FE60 Overview

32-BIT, 60MHz, OTHER DSP, CQFP240, CERAMIC, QFP-240

DSP96002FE60 Parametric

Parameter NameAttribute value
MakerNXP
Parts packaging codeQFP
package instructionFQFP,
Contacts240
Reach Compliance Codeunknown
Is SamacsysN
Address bus width32
barrel shifterNO
boundary scanNO
maximum clock frequency60 MHz
External data bus width32
FormatFLOATING POINT
Internal bus architectureMULTIPLE
JESD-30 codeS-CQFP-G240
length31.305 mm
low power modeYES
Number of terminals240
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeFQFP
Package shapeSQUARE
Package formFLATPACK, FINE PITCH
Certification statusNot Qualified
Maximum seat height4.15 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyHCMOS
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
width31.305 mm
uPs/uCs/peripheral integrated circuit typeDIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches1
MOTOROLA
Freescale Semiconductor, Inc.
SEMICONDUCTOR TECHNICAL DATA
Order this document by:
DSP96002/D, Rev. 2
DSP96002
32-BIT GENERAL PURPOSE FLOATING-POINT DUAL-PORT
PROCESSOR
The DSP96002 is designed to support intensive graphic image and numeric processing. It is
a dual-port, low-power, general purpose floating-point processor. The DSP includes 1024
words of data RAM (equally divided into X data and Y data memory), 1024 words of full-
speed on-chip Program RAM, two data ROMs, a dual-channel Direct Memory Access (DMA)
controller, special on-chip bootstrap hardware, and On-Chip Emulation (OnCE™) debug
circuitry. The Central Processing Unit (CPU) consists of three 32-bit execution units
operating in parallel. The DSP96002 has two identical memory expansion ports with control
lines to facilitate interfacing SRAMs, DRAMs (operating in their fast access modes), and
Video RAMs (VRAMs). Each port can be configured as a Host Interface (HI), which
facilitates easy interface with other processors for multiprocessor applications. Linear arrays
of DSP96002s can be implemented without glue logic. The MPU-style programming model
and instruction set allow straightforward generation of efficient, compact code. The high
speed of the DSP96002 makes it well-suited for high bandwidth and numerically intensive
applications that require floating-point processing and access to large memory subsystems.
Control
18
Control
18
Freescale Semiconductor, Inc...
Bus
Control
Address
Generation
Unit (AGU)
YAB *
XAB *
PAB *
Program *
X Data *
Memory
Memory
1024
×
32 512
×
32
RAM and
RAM
64
×
32
Bootstrap
512
×
32†
ROM
ROM
Instruction
Cache
DDB
YDB
XDB
PDB
GDB
Y Data *
Memory
512
×
32
RAM
512
×
32†
ROM
Bus
Control
Address
External
32
Address
Switch
Dual Channel
DMA
Controller
Internal
Switch And Bit
Manipulation
Unit
External Address
32
Address
Switch
4
Port B
32
Data
AA0306
Port A
4
32-bit
Host
Interface
Timer
External
Data
Bus
Switch
32-bit
Host
Interface
Timer
External
Data
Bus
Switch
32
Data
Clock
Generator
Program
Decode
Controller
Program
Address
Generator
Program Controller
Program
Interrupt
Controller
OnCE
Data ALU
Debug
• IEEE Floating Point Controller
• 32
×
32 Integer ALU
4
Serial Debug
Port
CLK
32-bit Buses
* Dual Access (DMA/Core)
† 1024
×
32 Virtual Locations
MODC/IRQC
MODB/IRQB
MODA/IRQA
RESET
Figure 1
Block Diagram
©1996 MOTOROLA, INC.
For More Information On This Product,
Go to: www.freescale.com

DSP96002FE60 Related Products

DSP96002FE60 DSP96002RC33 DSP96002RC40 DSP96002RC60 DSP96002FE40
Description 32-BIT, 60MHz, OTHER DSP, CQFP240, CERAMIC, QFP-240 IC,DSP,32-BIT,CMOS,PGA,223PIN,PLASTIC IC,DSP,32-BIT,CMOS,PGA,223PIN,PLASTIC 32-BIT, 60MHz, OTHER DSP, PPGA223, PLASTIC, PGA-223 IC,DSP,32-BIT,CMOS,QFP,240PIN,CERAMIC
Parts packaging code QFP PGA PGA PGA QFP
package instruction FQFP, PGA, PGA, PGA, FQFP,
Contacts 240 223 223 223 240
Reach Compliance Code unknown unknown unknown unknown unknown
Address bus width 32 32 32 32 32
barrel shifter NO NO NO NO NO
boundary scan NO NO NO NO NO
maximum clock frequency 60 MHz 33.3 MHz 40 MHz 60 MHz 40 MHz
External data bus width 32 32 32 32 32
Format FLOATING POINT FLOATING POINT FLOATING POINT FLOATING POINT FLOATING POINT
Internal bus architecture MULTIPLE MULTIPLE MULTIPLE MULTIPLE MULTIPLE
JESD-30 code S-CQFP-G240 S-PPGA-P223 S-PPGA-P223 S-PPGA-P223 S-CQFP-G240
length 31.305 mm 47.244 mm 47.244 mm 47.244 mm 31.305 mm
low power mode YES YES YES YES YES
Number of terminals 240 223 223 223 240
Package body material CERAMIC, METAL-SEALED COFIRED PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED
encapsulated code FQFP PGA PGA PGA FQFP
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE
Package form FLATPACK, FINE PITCH GRID ARRAY GRID ARRAY GRID ARRAY FLATPACK, FINE PITCH
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 4.15 mm 3.81 mm 3.81 mm 3.81 mm 4.15 mm
Maximum supply voltage 5.25 V 5.5 V 5.25 V 5.25 V 5.25 V
Minimum supply voltage 4.75 V 4.5 V 4.75 V 4.75 V 4.75 V
Nominal supply voltage 5 V 5 V 5 V 5 V 5 V
surface mount YES NO NO NO YES
technology HCMOS HCMOS HCMOS HCMOS HCMOS
Terminal form GULL WING PIN/PEG PIN/PEG PIN/PEG GULL WING
Terminal pitch 0.5 mm 2.54 mm 2.54 mm 2.54 mm 0.5 mm
Terminal location QUAD PERPENDICULAR PERPENDICULAR PERPENDICULAR QUAD
width 31.305 mm 47.244 mm 47.244 mm 47.244 mm 31.305 mm
uPs/uCs/peripheral integrated circuit type DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches 1 1 1 1 1
ECCN code - 3A991.A.2 - 3A001.A.3 3A991.A.2
PIC error flag difference???
CPU: PIC16F946 flash: 8K words When I used about 75% of the resources, some inexplicable problems occurred. The program always stopped at one place, like a crash. When I deleted some codes calling sub...
i闲人 Microchip MCU
High-speed data acquisition and transmission
High-speed data acquisition ADC + DDR3 + GBE + PCI-E [[i] This post was last edited by chenzhufly on 2012-11-1 01:27 [/i]]...
chenzhufly FPGA/CPLD
EEWORLD University Hall----[Virtual Instrument Competition] Quantitative Feeding System
【Virtual Instrument Competition】Quantitative Dosing System : https://training.eeworld.com.cn/course/1929...
chenyy Industrial Control Electronics
[Help] I'm trying to build a NAS for my own use with a Raspberry Pi. Can anyone tell me if it's useful?
RT, I prepared the entire NAS tutorial and read it. But I heard that some big guys found that NAS is not fast to use, the Raspberry Pi often freezes, and it consumes a lot of memory cards. My Pi400 ha...
吾妻思萌 Embedded System
Question: How to choose a suitable MOS switch (come in and take a look)
[i=s] This post was last edited by dontium on 2015-1-23 11:29 [/i] Use the IO port of the microcontroller to control the power supply of a certain load. The power consumption should be as low as possi...
zca123 Analogue and Mixed Signal
Technical Exchange
500-member QQ group, welcome technology enthusiasts to join, professional chip sellers can also join, those who have project outsourcing can join, those who want to borrow projects can join number: 43...
h3_2008 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1992  1780  2720  603  2740  41  36  55  13  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号