530BB346M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530BB346M000DG

530BB346M000DG: DescriptionLVDS Output Clock Oscillator, 346MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530BB346M000DG Overview

LVDS Output Clock Oscillator, 346MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BB346M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	346 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Design and production of practical small regulated power supply

Zero trigger thyristor temperature control circuit 2

Switching regulated power supply circuit diagram designed with BTS412

Non-polar charger circuit (2)

Magnetoresistive element amplifier circuit

SCR constant current and constant voltage charger

MicroPython standard library: [font=Tahoma, Helvetica, SimSun, sans-serif][color=#333333][size=3][b]ure - Regular Expression[/b][/size][/color][/font] [font=Tahoma, Helvetica, SimSun, sans-serif][color=#333333]Perform regular expr...; dcexpert MicroPython Open Source section

TMS320F28335 clock (2) ----- Detailed explanation of peripheral clock initialization: [p=26, null, left][color=#000000] [/color][/p][p=26, null, left][color=#000000]TMS320F28335 generates a multiplied clock signal CLKIN through an external clock signal, OSC and PLL. After CLKIN passes ...; 扶摇之上 Microcontroller MCU

51 to 32 for beginners in embedded systems?: I used to play with 51, but I didn't use assembly, I used C. Now I plan to go from 51 to 32 and then switch to ARM. I wonder if the forum friends have any suggestions. Thank you. Suggestions are welco...; 大一王 stm32/stm8

EU directives related to medical products: [size=2]The EU has three directives related to medical devices, namely the MDD (Medical Electrical Devices) Directive, the IVD (In Vitro Diagnostic Devices) Directive, and the AIMM (Active Implantable...; soso Medical Electronics

Blue screen issue when sending NetBufferList to Filter: [code]VOID filterSendOriginatedBufferList(IN PMS_FILTERpFilter)/*Descriptions:This function is used to generate a net buffer list first,and then send it out!Arguments:pFilter - points to the filter mo...; guoxiongmao Embedded System

SCI baud rate selection register: Uint16 SCIHBAUD Isn't the SCI baud rate select high byte register 8 bits? Why is it defined as 16 bits in the reference code? ? ? [[i] This post was last edited by Bingyu on 2012-2-29 23:35 [/i]]...; 冰雨 DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components