EEWORLDEEWORLDEEWORLD

Part Number

Search

MHO+43TAAG

Description
14 pin DIP, 5.0 Volt, HCMOS/TTL, Clock Oscillator
File Size231KB,1 Pages
ManufacturerMtronPTI
Websitehttp://www.mtronpti.com
Download Datasheet View All

MHO+43TAAG Overview

14 pin DIP, 5.0 Volt, HCMOS/TTL, Clock Oscillator

MHO+ Series
14 pin DIP, 5.0 Volt, HCMOS/TTL, Clock Oscillator
Features:
• Standard 14 DIP Package
• RoHS Compliant Version Available (-R)
• Tristate Option
• Wide Operating Temperature Range
Pin Connections
Available Symmetry
1.
2.
3.
4.
Consult factory for availability of higher frequencies.
TTL load - See load circuit diagram #1. HCMOS load - See load circuit diagram #2.
Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.
Rise/Fall times are measured between 0.5 V and 2.4 V with TTL load, and between 10% Vdd and 90% Vdd with HCMOS load.
MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.
Please see
www.mtronpti.com
for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI
1-800-762-8800.
Revision: 11-21-06
R7F0C802x Easy Start Experience
[i=s]This post was last edited by youki12345 on 2014-8-1 22:50[/i] [align=left]Today I received a call saying that there was a Yuantong package. Haha, my NCE development kit has arrived. I went downst...
youki12345 Renesas Electronics MCUs
BB Solution Progress 2 (High-speed data acquisition and DDS signal generation based on BB and FPGA)
[i=s]This post was last edited by Heifila on 2014-6-4 12:03[/i] [align=left][color=#000000][font=宋体][size=12.0pt]DDS[/size][/font][font=宋体][size=12.0pt]Signal generation:[/size][/font][/color][/align]...
黑非拉 DSP and ARM Processors
[Low Power] Artix-7 FPGA Series Data Collection (Part 2)
Very complete Artix-7 FPGA series information. I hope that all forum members will support and contribute to low power consumption. 7 Series FPGAs User Guides 7 Series FPGAs Package Specifications [[i]...
hangsky FPGA/CPLD
SDRAM clock frequency setting
If SDRAM is based on the PC133 standard, does it have to operate at 133M?What is the lowest value that can be set? Can 20M be used?...
jokeboy999 Embedded System
A detailed introduction to the clock system of the MSP430F5X series
[b][url=http://www.ourjcdz.com/uploadfile/MSP430%E6%A0%87%E5%87%86%E6%97%B6%E9%92%9F%E7%B3%BB%E7%BB%9FThe%20Unified%20Clock%20System%E7%AE%80%E4%BB%8B.pdf][color=#000033]For a detailed introduction to...
kingheimer Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 731  514  2318  2449  230  15  11  47  50  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号