GS8644Z36E-225VT datasheet, PDF

Datasheet> All Categories > storage> storage> GS8644Z36E-225VT

GS8644Z36E-225VT: DescriptionZBT SRAM, 2MX36, 6.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165; Categorystorage storage; File Size724KB，30 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS8644Z36E-225VT Overview

ZBT SRAM, 2MX36, 6.5ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, FPBGA-165

GS8644Z36E-225VT Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	BGA
package instruction	LBGA,
Contacts	165
Reach Compliance Code	compliant
ECCN code	3A991.B.2.B
Is Samacsys	N
Maximum access time	6.5 ns
Other features	PIPELINED OR FLOW-THROUGH ARCHITECTURE; ALSO OPERATES AT 2.5V SUPPLY
JESD-30 code	R-PBGA-B165
JESD-609 code	e1
length	17 mm
memory density	75497472 bit
Memory IC Type	ZBT SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	165
word count	2097152 words
character code	2000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	2MX36
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.5 mm
Maximum supply voltage (Vsup)	2 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15 mm
Base Number Matches	1

Preview

Download Datasheet

View All

GS8644Z18/36E-xxxV

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• NBT (No Bus Turn Around) functionality allows zero wait

Read-Write-Read bus utilization; fully pin-compatible with

both pipelined and flow through NtRAM™, NoBL™ and

ZBT™ SRAMs

• 1.8 V or 2.5 V core power supply and I/O supply

• User-configurable Pipeline and Flow Through mode

• ZQ mode pin for user-selectable high/low output drive

• IEEE 1149.1 JTAG-compatible Boundary Scan

• LBO pin for Linear or Interleave Burst mode

• Pin-compatible with 2Mb, 4Mb, 9Mb, 18Mb, and 36Mb

devices

• Byte write operation (9-bit Bytes)

• 3 chip enable signals for easy depth expansion

• ZZ Pin for automatic power-down

• JEDEC-standard 165-bump BGA package

• RoHS-compliant 165-bump BGA package available

72Mb Pipelined and Flow Through

Synchronous NBT SRAM

250 MHz–133MHz

1.8 V or 2.5 V V

1.8 V or 2.5 V I/O

Because it is a synchronous device, address, data inputs, and

read/write control inputs are captured on the rising edge of the

input clock. Burst order control (LBO) must be tied to a power

rail for proper operation. Asynchronous inputs include the

Sleep mode enable (ZZ) and Output Enable. Output Enable can

be used to override the synchronous control of the output

drivers and turn the RAM's output drivers off at any time.

Write cycles are internally self-timed and initiated by the rising

edge of the clock input. This feature eliminates complex off-

chip write pulse generation required by asynchronous SRAMs

and simplifies input signal timing.

The GS8644Z18/36E-xxxV may be configured by the user to

operate in Pipeline or Flow Through mode. Operating as a

pipelined synchronous device, in addition to the rising-edge-

triggered registers that capture input signals, the device

incorporates a rising edge triggered output register. For read

cycles, pipelined SRAM output data is temporarily stored by

the edge-triggered output register during the access cycle and

then released to the output drivers at the next rising edge of

clock.

The GS8644Z18/36E-xxxV is implemented with GSI's high

performance CMOS technology and is available in a JEDEC-

standard 165-bump BGA package.

Functional Description

The GS8644Z18/36E-xxxV is a 72Mbit Synchronous Static

SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or

other pipelined read/double late write or flow through read/

single late write SRAMs, allow utilization of all available bus

bandwidth by eliminating the need to insert deselect cycles

when the device is switched from read to write cycles.

Parameter Synopsis

-250 -225 -200 -166 -150 -133 Unit

Pipeline

3-1-1-1

tCycle

Curr (x18)

Curr (x36)

tCycle

Curr (x18)

Curr (x36)

3.0

4.0

385

450

6.5

265

290

3.0

4.4

360

415

6.5

265

290

3.0

5.0

335

385

6.5

265

290

3.0

6.0

305

345

8.0

255

280

3.3

6.7

295

325

8.5

240

265

3.5

7.5

265

295

8.5

225

245

Flow

Through

2-1-1-1

Rev: 1.06 3/2009

1/30

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

Motorcycle brake light delayed turn off circuit diagram

Working circuit of electronic polymer condensation sensor

Simple automatic charger for NiCd batteries

Voltage regulation, charging and inverter three-purpose instrument circuit

Tube Spark 765A (SPARK765A) power amplifier circuit diagram

845ddr computer motherboard circuit diagram_66

How to implement macro compilation in VHDL: Dear colleagues, Now I have encountered a problem in the development process, and I would like to ask you for advice:In Verilog, we use macro compilation to automatically add version numbers to the pr...; patriotiii FPGA/CPLD

Compressed and uncompressed dll, xip dll and non-xip dll in wince: Due to the specific requirements of embedded systems, CE must use and save physical memory more effectively than desktop systems, and adopts ROM file system and RAM file system. [color=#0000FF] Compre...; xmjianfu Embedded System

Share the DXP package I just drew __STM32F407: The effect is as shown in the figure. The schematic source file is in the attachment. I sent a few PCB libraries. After a brief check, there should be no problem. If it is what you need, please give i...; fuqing5542 stm32/stm8

Detailed explanation of Linux 2.6 kernel Makefile: Being familiar with the kernel's Makefile is very important for developing device drivers and understanding the kernel code structure. Many features of the Linux 2.6 kernel Makefile are very different...; 呱呱 Linux and Android

CMD issues regarding DSP 2812: I just started learning DSP. The chip I used is TMS320F2812. When I used the SRAM.CMD file to simulate, the program ran correctly. I used the timer to flip the IO port with a period of 1us. Everything...; tao122188 DSP and ARM Processors

Are there any friends from Jiangsu? I have just learned a lot and I want to share with whom I can share: Nanjing, Changzhou, Wuxi are all fine. There aren't many people working on Zigbee, maybe we can introduce each other to a job, haha....; linairy RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components