EEWORLDEEWORLDEEWORLD

Part Number

Search

HD74HC490RP-EL

Description
Decade Counter, HC/UH Series, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16, FP-16DN
Categorylogic    logic   
File Size43KB,8 Pages
ManufacturerHitachi (Renesas )
Websitehttp://www.renesas.com/eng/
Download Datasheet Parametric Compare View All

HD74HC490RP-EL Overview

Decade Counter, HC/UH Series, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16, FP-16DN

HD74HC490RP-EL Parametric

Parameter NameAttribute value
Parts packaging codeSOIC
package instructionSOP,
Contacts16
Reach Compliance Codeunknown
Is SamacsysN
Counting directionUP
seriesHC/UH
JESD-30 codeR-PDSO-G16
length9.9 mm
Load/preset inputYES
Logic integrated circuit typeDECADE COUNTER
Operating modeASYNCHRONOUS
Number of digits4
Number of functions2
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
propagation delay (tpd)350 ns
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)4.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Trigger typeNEGATIVE EDGE
width3.95 mm
Base Number Matches1
HD74HC490
Dual 4-bit Decade Counters
Description
This circuit contains eight master-slave flip-flops and additional gating to implement two individual 4-bit
decade counters. Each decade counter has individual clock, clear and set-to-9 inputs. BCD count
sequences of any length up to divide-by-100 may be implemented with a single HD74HC490. Buffering
on each output is provided to ensure that suceptibility to collector communication is reduced significantly.
The counters have paralle outputs from each counter state so that submultiples of the input count frequency
are available for system timing signals.
Features
High Speed Operation: t
pd
(Clock to Q
A
) = 13 ns typ (C
L
= 50 pF)
High Output Current: Fanout of 10 LSTTL Loads
Wide Operating Voltage: V
CC
= 2 to 6 V
Low Input Current: 1 µA max
Low Quiescent Supply Current: I
CC
(static) = 4 µA max (Ta = 25°C)
Function Table
Clear/Set-To-9
Inputs
Clear
H
L
L
Set-To-9
L
H
L
Outputs
Q
A
L
H
Count
Q
B
L
L
Q
C
L
L
Q
D
L
H

HD74HC490RP-EL Related Products

HD74HC490RP-EL HD74HC490FP-EL HD74HC490FP HD74HC490RP HD74HC490P
Description Decade Counter, HC/UH Series, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16, FP-16DN Decade Counter, HC/UH Series, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16, FP-16DA Decade Counter, HC/UH Series, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16, FP-16DA Decade Counter, HC/UH Series, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16, FP-16DN Decade Counter, HC/UH Series, Asynchronous, Negative Edge Triggered, 4-Bit, Up Direction, CMOS, PDIP16, DP-16
Parts packaging code SOIC SOIC SOIC SOIC DIP
package instruction SOP, SOP, SOP, SOP16,.3 SOP, SOP16,.25 DIP, DIP16,.3
Contacts 16 16 16 16 16
Reach Compliance Code unknown unknown unknown unknown unknown
Counting direction UP UP UP UP UP
series HC/UH HC/UH HC/UH HC/UH HC/UH
JESD-30 code R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDIP-T16
length 9.9 mm 10.06 mm 10.06 mm 9.9 mm 19.2 mm
Load/preset input YES YES YES YES YES
Logic integrated circuit type DECADE COUNTER DECADE COUNTER DECADE COUNTER DECADE COUNTER DECADE COUNTER
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Number of digits 4 4 4 4 4
Number of functions 2 2 2 2 2
Number of terminals 16 16 16 16 16
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP SOP SOP DIP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE IN-LINE
propagation delay (tpd) 350 ns 350 ns 350 ns 350 ns 350 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.75 mm 2.2 mm 2.2 mm 1.75 mm 5.06 mm
Maximum supply voltage (Vsup) 6 V 6 V 6 V 6 V 6 V
Minimum supply voltage (Vsup) 2 V 2 V 2 V 2 V 2 V
Nominal supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
surface mount YES YES YES YES NO
technology CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form GULL WING GULL WING GULL WING GULL WING THROUGH-HOLE
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
Trigger type NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE
width 3.95 mm 5.5 mm 5.5 mm 3.95 mm 7.62 mm
Base Number Matches 1 1 1 1 -
Maker - Hitachi (Renesas ) Hitachi (Renesas ) - Hitachi (Renesas )
Is it Rohs certified? - - incompatible incompatible conform to
Load capacitance (CL) - - 50 pF 50 pF 50 pF
Maximum Frequency@Nom-Sup - - 16000000 Hz 16000000 Hz 16000000 Hz
MaximumI(ol) - - 0.004 A 0.004 A 0.004 A
Encapsulate equivalent code - - SOP16,.3 SOP16,.25 DIP16,.3
When using the GetSystemTime function in wince, error LNK2019 occurs!
When using the GetSystemTime function in wince, error LNK2019 appears! I added the Winbase.h header and Coredll.lib to the LINK location, but it still works the same! I don't know if the header and LI...
yil_zy Embedded System
Sine signal generator
[i=s]This post was last edited by paulhyde on 2014-9-15 09:42[/i] As the title...
ivonne1214 Electronics Design Contest
Usage of MSP430F249 DA
Is there any 249DA process code? I want to use the internal DA to generate a sine signal. The signal data is stored in the ROM, but I don't know how to use the DA module and can't find relevant inform...
qq6853988 Microcontroller MCU
[SINA31 Review] No.2. Verify the body
[i=s] This post was last edited by ljj3166 on 2016-8-6 23:20 Edit[/i] [align=left][font=宋体]Simply scanned the schematic diagrams of the core board and the baseboard[/font][/align][align=left][font=宋体]...
ljj3166 Embedded System
Altera-modesim simulation error
When I was doing timing simulation recently, I kept getting the error Warning: (vsim-SDF-3445) Failed to parse SDF file "edge_dect_v.sdo". It didn't happen before. When I loaded the SDF, I checked the...
火箭_1991 FPGA/CPLD
Can different DRAMs be mixed and matched?
Computer DIY users often encounter a situation: they want to replace a new DRAM module, but they may have another DRAM and worry that the two are incompatible. So, can DRAMs of different generations, ...
eric_wang DIY/Open Source Hardware

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1187  1998  1080  2743  1255  24  41  22  56  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号