531UA633M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531UA633M000DGR

531UA633M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 633MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UA633M000DGR Overview

CMOS/TTL Output Clock Oscillator, 633MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UA633M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	633 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

LM3875 practical circuit-single power supply

Power supply circuit diagram of CASPER TM-5154H/Y multi-frequency color display

Tunable audio notch filter circuit.gif

GL3276A type circuit block diagram

Switching regulated power supply circuit diagram using CW136

Suopu induction cooker circuit diagram

Thermal Considerations for GaN Power Stage Design: Thermal design is an important consideration in any power electronic converter. Optimizing thermal design enables engineers to use GaN in a variety of power levels, topologies and applications. This a...; btty038 RF/Wirelessly

Questions about full bridge inverter: [i=s]This post was last edited by Baboerben on 2022-11-16 08:48[/i]I would like to ask about the circuit of a full-bridge inverter. The picture below is a grid-connected circuit. The left side is the ...; 灞波儿奔 Power technology

May I ask which manufacturer's LCD screen is JY134G9? This is a model number that appears in the information I downloaded, but I can't find which manufacturer it is online.: May I ask which manufacturer's LCD screen JY134G9 is from? This is a model that appeared in the information I downloaded, but I can't find out which manufacturer it is on the Internet, so I'm asking e...; 一沙一世 Integrated technical exchanges

Convert an idle power adapter into an adjustable power supply: This is the work shared by a UP master. An idle power adapter is converted into an adjustable power supply. If you are interested, you can try it!...; 木犯001号 Power technology

I have been tinkering with Dahua cameras these days, and it took me a long time to even set up a network.: I saw a student dormitory surveillance system made by a netizen in the Digi-Key competition, and I was impressed that the netizens in the forum are really amazing. I have been struggling with the came...; soso Talking

【Chuanglong Technology Allwinner A40i Development Board】TL7606I module test: ## Introduction This article mainly introduces the 8/16 channel AD acquisition development case based on Allwinner Technology A40i (ARM Cortex-A7) processor, using Core Interconnect CL1606/CL1616AD ch...; aleksib Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components