531SC1089M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531SC1089M00DGR

531SC1089M00DGR: DescriptionLVDS Output Clock Oscillator, 1089MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SC1089M00DGR Overview

LVDS Output Clock Oscillator, 1089MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC1089M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1089 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Electric furnace temperature control circuit

AND-AND-NAND-NAND gate circuit

555 sound and light dual control delay lighting energy-saving lamp circuit (1)

Dual T-shaped RC oscillator

The mobile phone signal is suddenly bad, why?: In the past two days, the cell phone signal in the community and the house has suddenly become worse. The signal is intermittent. It was not like this before. It's very strange? The cell phone signal ...; 小志 RF/Wirelessly

Experience with several mobile operating systems: 1. iPhone OS: Who said this is a mobile phone? This is a PDA! 2. Symbian: Yes, that’s right, this is a mobile phone! 3. Old Palm OS: Yes, that’s right, this is a PDA! 4. Palm Web OS: Is this still a P...; fish001 Embedded System

Buying TQ210 means buying a tablet solution at the price of a development board: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:58[/i][align=left]As soon as the [font=Times New Roman]TQ210[/font][font=宋体] development board based on [font=Times New Roman]S5PV210 [...; tqkj3 Mobile and portable

RFID Entrepreneurship: I am engaged in RFID system integration and product development. I would like to see if I can find colleagues to talk with here. Of course, I hope to cooperate. My website: www.itrfid.com.cn The compa...; lala_2005 Embedded System

How to save the default number of compilation threads in Vivado: [i=s]This post was last edited by littleshrimp on 2020-12-15 12:38[/i]Normally, the default number of compilation threads of Vivado under Windows is 2. In order to increase the compilation speed, you ...; littleshrimp FPGA/CPLD

Stability test for domestic wireless IoT IC: In recent years, the domestic Internet of Things market has been booming, and domestic WiFi, BLE, Zigbee and other chip applications have emerged in an endless stream. Do you have a suitable evaluatio...; myvioletchen RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components