EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT74FCT841DTDG

Description
Bus Driver, FCT Series, 1-Func, 10-Bit, True Output, CMOS, CDIP24, CERDIP-24
Categorylogic    logic   
File Size101KB,7 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric Compare View All

IDT74FCT841DTDG Overview

Bus Driver, FCT Series, 1-Func, 10-Bit, True Output, CMOS, CDIP24, CERDIP-24

IDT74FCT841DTDG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeDIP
package instructionDIP,
Contacts24
Reach Compliance Codecompliant
Is SamacsysN
Other featuresPOWER OFF DISABLE O/P'S
seriesFCT
JESD-30 codeR-GDIP-T24
JESD-609 codee3
length32.004 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
Number of digits10
Number of functions1
Number of ports2
Number of terminals24
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)8 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width7.62 mm
Base Number Matches1
IDT74FCT841AT/BT/CT/DT
FAST CMOS BUS INTERFACE LATCH
COMMERCIAL TEMPERATURE RANGE
FAST CMOS BUS
INTERFACE LATCH
IDT74FCT841AT/BT/CT/DT
FEATURES:
Low input and output leakage
≤1µ
A (max.)
Extended commercial range of –40°C to +85°C
CMOS power levels
True TTL input and output compatibility
V
OH
= 3.3V (typ.)
V
OL
= 0.3V (typ.)
Meets or exceeds JEDEC standard 18 specifications
Product available in Radiation Tolerant and Radiation Enhanced
versions
Available in PDIP, SOIC, SSOP, and QSOP packages
A, B, C and D speed grades
High drive outputs (-15mA I
OH
, 48mA I
OL
)
Power off disable outputs permit “live insertion”
DESCRIPTION:
The FCT841T series is built using an advanced dual metal CMOS
technology.
The FCT841T bus interface latches are designed to eliminate the extra
packages required to buffer existing latches and provide extra data width
for wider address/data paths or buses carrying parity. The FCT841T are
buffered, 10-bit wide versions of the popular FCT373T function. They are
ideal for use as an output port requiring high I
OL
/I
OH
.
All of the FCT841T high-performance interface family can drive large
capacitive loads, while providing low-capacitance bus loading at both inputs
and outputs. All inputs have clamp diodes to ground and all outputs are
designed for low-capacitance bus loading in high-impedance state.
FUNCTIONAL BLOCK DIAGRAM
D
0
D
1
D
2
D
3
D
4
D
5
D
8
D
9
D
LE Q
D
LE Q
D
LE
Q
D
LE Q
D
LE
Q
D
LE Q
D
LE
Q
D
LE
Q
LE
OE
Y
0
Y
1
Y
2
Y
3
Y
4
Y
5
Y
8
Y
9
COMMERCIAL TEMPERATURE RANGE
1
c
1999 Integrated Device Technology, Inc.
SEPTEMBER 1999
DSC-2571/7

IDT74FCT841DTDG Related Products

IDT74FCT841DTDG IDT74FCT841ATDG IDT74FCT841CTDG IDT74FCT841BTDG
Description Bus Driver, FCT Series, 1-Func, 10-Bit, True Output, CMOS, CDIP24, CERDIP-24 Bus Driver, FCT Series, 1-Func, 10-Bit, True Output, CMOS, CDIP24, CERDIP-24 Bus Driver, FCT Series, 1-Func, 10-Bit, True Output, CMOS, CDIP24, CERDIP-24 Bus Driver, FCT Series, 1-Func, 10-Bit, True Output, CMOS, CDIP24, CERDIP-24
Is it lead-free? Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to
Parts packaging code DIP DIP DIP DIP
package instruction DIP, DIP, CERDIP-24 DIP,
Contacts 24 24 24 24
Reach Compliance Code compliant compliant compliant compliant
Other features POWER OFF DISABLE O/P'S POWER OFF DISABLE O/P\'S POWER OFF DISABLE O/P\'S POWER OFF DISABLE O/P\'S
series FCT FCT FCT FCT
JESD-30 code R-GDIP-T24 R-GDIP-T24 R-GDIP-T24 R-GDIP-T24
JESD-609 code e3 e3 e3 e3
length 32.004 mm 32.004 mm 32.004 mm 32.004 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER
Number of digits 10 10 10 10
Number of functions 1 1 1 1
Number of ports 2 2 2 2
Number of terminals 24 24 24 24
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE
Output polarity TRUE TRUE TRUE TRUE
Package body material CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED
encapsulated code DIP DIP DIP DIP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE IN-LINE IN-LINE
Peak Reflow Temperature (Celsius) 260 260 260 260
propagation delay (tpd) 8 ns 16 ns 15 ns 15.5 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 5.08 mm 5.08 mm 5.08 mm 5.08 mm
Maximum supply voltage (Vsup) 5.25 V 5.25 V 5.25 V 5.25 V
Minimum supply voltage (Vsup) 4.75 V 4.75 V 4.75 V 4.75 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V
surface mount NO NO NO NO
technology CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface MATTE TIN MATTE TIN MATTE TIN MATTE TIN
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 40 40 40 40
width 7.62 mm 7.62 mm 7.62 mm 7.62 mm
Maker - IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
After altera soc device tree is generated, LINUX cannot BOOTING
[i=s]This post was last edited by smjusunn on 2016-7-7 17:35[/i] Hi everyone, today is my first time posting. As my technical level is relatively low, I am afraid that I can't explain it clearly, and ...
smjusunn FPGA/CPLD
Electronic Components Search
Find a Schottky diode with super tube voltage drop (0.3-0.4V), forward current 3A, reverse voltage 25-30V, and diode height no more than 2mm....
fangfang120 DIY/Open Source Hardware
How to select the thermal resistor for TP4056?
Pin 1 is for battery temperature detection. How should I select the NTC thermistor?...
sky999 Analog electronics
As soon as the circuit board is powered on, the current is too large. What's going on?
Now I have a newly soldered circuit board with 6 power supplies, including two 3.3V ones. Each one is not short-circuited to the ground, but the current is too large when it is powered on. What's goin...
xxhhzz PCB Design
STM32 Serial Port
STM32 serial port program, how to use the serial port assistant, do I need to download it, how to use it specifically, please teach me...
qiuzhi339 stm32/stm8
FPGA image acquisition display help
Has anyone used FPGA to capture an image, store it in DDR, and then read it out continuously to display a still image on LCD? I have stored one now, but when I display it, the image always moves from ...
jokeboy999 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 141  743  1635  2677  119  3  15  33  54  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号