EEWORLDEEWORLDEEWORLD

Part Number

Search

SY100E167JCTR

Description
D Flip-Flop, 100E Series, 1-Func, Positive Edge Triggered, 6-Bit, True Output, ECL, PQCC28
Categorylogic    logic   
File Size154KB,3 Pages
ManufacturerMicrel ( Microchip )
Websitehttps://www.microchip.com
Download Datasheet Parametric Compare View All

SY100E167JCTR Overview

D Flip-Flop, 100E Series, 1-Func, Positive Edge Triggered, 6-Bit, True Output, ECL, PQCC28

SY100E167JCTR Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionQCCJ, LDCC28,.5SQ
Reach Compliance Codenot_compliant
Is SamacsysN
Other featuresSIX 2:1 MUX FOLLOWED BY REGISTER
series100E
JESD-30 codeS-PQCC-J28
JESD-609 codee0
length11.48 mm
Logic integrated circuit typeD FLIP-FLOP
Maximum Frequency@Nom-Sup1000000000 Hz
Humidity sensitivity level1
Number of digits1
Number of functions6
Number of entries2
Number of terminals28
Maximum operating temperature85 °C
Minimum operating temperature
Output characteristicsOPEN-EMITTER
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC28,.5SQ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)240
power supply-4.5 V
Maximum supply current (ICC)130 mA
Prop。Delay @ Nom-Sup0.8 ns
propagation delay (tpd)0.8 ns
Certification statusNot Qualified
Maximum seat height4.57 mm
surface mountYES
technologyECL
Temperature levelOTHER
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
Trigger typePOSITIVE EDGE
width11.48 mm
minfmax1000 MHz
Base Number Matches1
SEMICONDUCTOR
SYNERGY
6-BIT 2:1 MUX-REGISTER
SY10E167
SY100E167
SY10E167
SY100E167
FEATURES
s
s
s
s
s
s
1000MHz min. operating frequency
Extended 100E V
EE
range of –4.2V to –5.5V
800ps max. clock to output
Single-ended outputs
Asynchronous Master Reset
Dual clocks
DESCRIPTION
The SY10/100E167 offer six 2:1 multiplexers followed
by D flip-flops with single-ended outputs, designed for use
in new, high-performance ECL systems. The Select (SEL)
control allows one of the two data inputs to the multiplexer
to pass through. The two external clock signals (CLK
1
,
CLK
2
) are gated through a logical OR operation before use
as control for the six flip-flops. The selected data are
transferred to the flip-flops on the rising edge of CLK
1
or
CLK
2
(or both).
The multiplexer operation is controlled by the Select
(SEL) signal which selects one of the two bits of input data
at each mux to be passed through.
When a logic HIGH is applied to the Master Reset (MR)
signal, it operates asychronously to take all outputs Q to a
logic LOW.
s
Fully compatible with industry standard 10KH,
100K ECL levels
s
Internal 75K
input pulldown resistors
s
ESD protection of 2000V
s
Fully compatible with Motorola MC10E/100E167
s
Available in 28-pin PLCC package
BLOCK DIAGRAM
D
0a
MUX
D
0b
D
1a
MUX
D
1b
D
2a
MUX
D
2b
D
3a
MUX
D
3b
D
4a
MUX
D
4b
D
5a
MUX
D
5b
SEL
CLK
1
CLK
2
MR
SEL
SEL
D
R
SEL
D
R
Q
Q
5
SEL
D
R
Q
Q
4
SEL
D
R
Q
Q
3
SEL
D
R
Q
Q
2
D
R
Q
Q
0
PIN CONFIGURATION
D
3b
D
3a
NC
V
CCO
D
5a
D
5b
CLK
1
CLK
2
V
EE
MR
SEL
D
0a
25 24 23 22 21 20 19
D
4b
D
4a
Q
Q
1
26
27
28
1
2
3
4
5
6
7
8
9
10 11
18
17
Q
5
Q
4
V
CC
Q
3
Q
2
V
CCO
Q
1
TOP VIEW
PLCC
J28-1
16
15
14
13
12
D
0b
D
1a
D
1b
PIN NAMES
Pin
D
0a
–D
5a
D
0b
–D
5b
SEL
CLK
1
, CLK
2
MR
Q
0
–Q
5
V
CCO
Function
Input Data a
Input Data b
Select Input
Clock Inputs
Master Reset
Data Outputs
V
CC
to Output
Rev.: C
Amendment: /1
© 1999 Micrel-Synergy
5-127
V
CCO
Q
0
Issue Date: February, 1998
D
2a
D
2b

SY100E167JCTR Related Products

SY100E167JCTR SY100E167JC SY10E167JC
Description D Flip-Flop, 100E Series, 1-Func, Positive Edge Triggered, 6-Bit, True Output, ECL, PQCC28 D Flip-Flop, 100E Series, 6-Func, Positive Edge Triggered, 1-Bit, True Output, ECL, PQCC28, PLASTIC, LCC-28 D Flip-Flop, 10E Series, 1-Func, Positive Edge Triggered, 6-Bit, True Output, ECL, PQCC28
Is it Rohs certified? incompatible incompatible incompatible
package instruction QCCJ, LDCC28,.5SQ QCCJ, LDCC28,.5SQ QCCJ, LDCC28,.5SQ
Reach Compliance Code not_compliant not_compliant not_compliant
Other features SIX 2:1 MUX FOLLOWED BY REGISTER SIX 2:1 MUX FOLLOWED BY REGISTER SIX 2:1 MUX FOLLOWED BY REGISTER
series 100E 100E 10E
JESD-30 code S-PQCC-J28 S-PQCC-J28 S-PQCC-J28
JESD-609 code e0 e0 e0
length 11.48 mm 11.48 mm 11.48 mm
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
Maximum Frequency@Nom-Sup 1000000000 Hz 1000000000 Hz 1000000000 Hz
Humidity sensitivity level 1 1 1
Number of digits 1 1 1
Number of functions 6 6 6
Number of entries 2 2 2
Number of terminals 28 28 28
Maximum operating temperature 85 °C 85 °C 85 °C
Output characteristics OPEN-EMITTER OPEN-EMITTER OPEN-EMITTER
Output polarity TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code QCCJ QCCJ QCCJ
Encapsulate equivalent code LDCC28,.5SQ LDCC28,.5SQ LDCC28,.5SQ
Package shape SQUARE SQUARE SQUARE
Package form CHIP CARRIER CHIP CARRIER CHIP CARRIER
Peak Reflow Temperature (Celsius) 240 240 240
power supply -4.5 V -4.5 V -5.2 V
Maximum supply current (ICC) 130 mA 130 mA 113 mA
Prop。Delay @ Nom-Sup 0.8 ns 0.8 ns 0.8 ns
propagation delay (tpd) 0.8 ns 0.8 ns 0.8 ns
Certification status Not Qualified Not Qualified Not Qualified
Maximum seat height 4.57 mm 4.57 mm 4.57 mm
surface mount YES YES YES
technology ECL ECL ECL
Temperature level OTHER OTHER OTHER
Terminal surface Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
Terminal form J BEND J BEND J BEND
Terminal pitch 1.27 mm 1.27 mm 1.27 mm
Terminal location QUAD QUAD QUAD
Maximum time at peak reflow temperature 30 30 30
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 11.48 mm 11.48 mm 11.48 mm
minfmax 1000 MHz 1000 MHz 1000 MHz
Is Samacsys N N -
Base Number Matches 1 1 -
High score help: XML parsing problem
In WINCE, use VC to develop a form. Start a thread static DWORD CALLBACK Run(LPVOID lpVoid) { ::CoInitializeEx(NULL,COINIT_MULTITHREADED); //Create XML interface while(true) { CComPtrxmlDoc; xmlDoc.Co...
niuhuang123 Embedded System
G2453 + Petit FatFs
There are two versions of FATFS available for the G2 series: The first one is from https://bbs.eeworld.com.cn/thread-322657-1-1.html . The hardware uses the SPI interface of USCI A0. For intuitiveness...
juring Microcontroller MCU
Traffic light simulation at three-way intersection
1 Control requirements: The system is controlled by the switch. When the switch is turned "ON", the system starts to work. When the switch is turned "OFF", the system stops working and all lights are ...
xguzi 51mcu
Experts say when to use BJT power switches
[align=left][color=#000]By Brian King[/url][/color][/color][/align][align=left][color=#000]Today, it is almost a given that switching power supplies will use MOSFETs as the power switches. But there a...
qwqwqw2088 Analogue and Mixed Signal
EEWORLD Forum 2014 Week 11 (3.10-3.16) Highlights
[font=微软雅黑][size=3][b]The following ranking is in no particular order. It is just a small review of the wonderful posts on the forum last week. The purpose is to help more netizens to timely understan...
eric_wang Integrated technical exchanges
EEWORLD University ---- BeRadio SDR Kit
BeRadio SDR Suite : https://training.eeworld.com.cn/course/2115BeRadio SDR Suite...
chenyy Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 19  554  531  1790  1794  1  12  11  37  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号